

# EXHIBIT 1

**United States Patent** [19]**Kobayashi et al.**[11] **Patent Number:** **4,922,432**[45] **Date of Patent:** **May 1, 1990**

- [54] **KNOWLEDGE BASED METHOD AND APPARATUS FOR DESIGNING INTEGRATED CIRCUITS USING FUNCTIONAL SPECIFICATIONS**
- [75] Inventors: **Hideaki Kobayashi**, Columbia, S.C.; **Masahiro Shindo**, Osaka, Japan
- [73] Assignees: **International Chip Corporation**, Columbia, S.C.; **Ricoh Company, Ltd.**, Tokyo, Japan
- [21] Appl. No.: **143,821**
- [22] Filed: **Jan. 13, 1988**
- [51] Int. Cl.<sup>3</sup> ..... **G06F 15/60**
- [52] U.S. Cl. .... **364/490; 364/489; 364/488; 364/521**
- [58] Field of Search ..... **364/488-491, 364/521, 300, 513**

[56] **References Cited****U.S. PATENT DOCUMENTS**

4,635,208	1/1987	Coleby et al.	364/491
4,638,442	1/1987	Bryant et al.	364/489
4,648,044	3/1987	Hardy et al.	364/513
4,651,284	3/1987	Watanabe et al.	364/491
4,656,603	4/1987	Dunn	364/488
4,658,370	4/1987	Erman et al.	364/513
4,675,829	6/1987	Clemenson	364/513
4,700,317	10/1987	Watanabe et al.	364/521
4,703,435	10/1987	Darringer et al.	364/488
4,803,636	2/1989	Nishiyama et al.	364/491

**FOREIGN PATENT DOCUMENTS**

1445914	8/1976	United Kingdom	364/490
---------	--------	----------------	---------

**OTHER PUBLICATIONS**

"Verifying Compiled Silicon", by E. K. cheng, VLSI Design, Oct. 1984, pp. 1-4.

"CAD System for IC Design", by M. E. Daniel et al., IEEE Trans. on Computer-Aided Design of Integrated Circuits & Systems, vol. CAD-1, No. 1, Jan. 1982, pp. 2-12.

"An Overview of Logic Synthesis System", by L. Trevillyan, 24th ACM/IEEE Design Automation Conference, 1978, pp. 166-172.

"Methods Used in an Automatic Logic Design Generator", by T. D. Friedman et al., IEEE Trans. on Computers, vol. C-18, No. 7, Jul. 1969, pp. 593-613.

"Experiments in Logic Synthesis", by J. A. Darringer, IEEE ICCS, 1980.

"A Front End Graphic Interface to First Silicon Compiler", by J. H. Nash, EDA 84, Mar. 1984.

"quality of Designs from An Automatic Logic Generator", by T. D. Friedman et al., IEEE 7th DA Conference, 1970, pp. 71-89.

"A New Look at Logic Synthesis", by J. A. Darringer et al., IEEE 17th D. A. Conference 1980, pp. 543-548.

Trevillyan—Trickey, H., Flamel: *A High Level Hardware Compiler*, IEEE Transactions On Computer Aided Design, Mar. 1987, pp. 259-269.

Parker et al., *The CMU Design Automation System—An Example of Automated Data Path Design*, Proceedings Of The 16th Design Automation Conference, Las Vegas, Nev., 1979, pp. 73-80.

An *Engineering Approach to Digital Design*, William I. Fletcher, Prentice-Hall, Inc., pp. 491-505.

*Primary Examiner*—Felix D. Gruber


*Assistant Examiner*—V. N. Trans

*Attorney, Agent, or Firm*—Bell, Seltzer, Park & Gibson

[57] **ABSTRACT**

The present invention provides a computer-aided design system and method for designing an application specific integrated circuit which enables a user to define functional architecture independent specifications for the integrated circuit and which translates the functional architecture independent specifications into the detailed information needed for directly producing the integrated circuit. The functional architecture independent specifications of the desired integrated circuit can be defined at the functional architecture independent level in a flowchart format. From the flowchart, the system and method uses artificial intelligence and expert systems technology to generate a system controller, to select the necessary integrated circuit hardware cells needed to achieve the functional specifications, and to generate data and control paths for operation of the integrated circuit. This list of hardware cells and their interconnection requirements is set forth in a netlist. From the netlist it is possible using known manual techniques or existing VLSI CAD layout systems to generate the detailed chip level topological information (mask data) required to produce the particular application specific integrated circuit.

**20 Claims, 12 Drawing Sheets**




RCL002929

U.S. Patent


May 1, 1990

Sheet 1 of 12


4,922,432



*Fig. 1a.*  
FUNCTIONAL  
LEVEL



*Fig. 1b.*  
STRUCTURAL LEVEL



*Fig. 1c.*  
PHYSICAL LAYOUT LEVEL

RCL002930

U.S. Patent

May 1, 1990

Sheet 2 of 12

4,922,432




FIG. 2.




FIG. 3.





U.S. Patent

May 1, 1990

Sheet 3 of 12

4,922,432



**FIG. 5.**

RCL002932

U.S. Patent

May 1, 1990

Sheet 4 of 12

4,922,432




FIG. 6.




FIG. 9.

U.S. Patent

May 1, 1990

Sheet 5 of 12

4,922,432




FIG. 7.

**U.S. Patent**

May 1, 1990

Sheet 6 of 12

**4,922,432**

EDIT DATA	SET BREAKS	STEP	HISTORY ON	CANCEL
SHOW DATA	CLEAR BREAKS	EXECUTE	DETAIL	HELP
SET STATE	SHOW BREAKS	STOP		CLOSE

\*\*\* READY \*\*\*

FIG. 8.

U.S. Patent May 1, 1990

Sheet 7 of 12

4,922,432




FIG. 10.

U.S. Patent

May 1, 1990

Sheet 8 of 12

4,922,432




FIG. 11.

U.S. Patent

May 1, 1990

Sheet 9 of 12

4,922,432




FIG. 12.

RCL002938

U.S. Patent

May 1, 1990

Sheet 10 of 12

4,922,432




FIG. 13.

RCL002939



U.S. Patent

May 1, 1990

Sheet 11 of 12

4,922,432




FIG. 14.

U.S. Patent

May 1, 1990

Sheet 12 of 12

4,922,432




FIG. 15.

1

# KNOWLEDGE BASED METHOD AND APPARATUS FOR DESIGNING INTEGRATED CIRCUITS USING FUNCTIONAL SPECIFICATIONS

## FIELD AND BACKGROUND OF THE INVENTION

This invention relates to the design of integrated circuits, and more particularly relates to a computer-aided method and apparatus for designing integrated circuits.

An application specific integrated circuit (ASIC) is an integrated circuit chip designed to perform a specific function, as distinguished from standard, general purpose integrated circuit chips, such as microprocessors, memory chips, etc. A highly skilled design engineer having specialized knowledge in VLSI circuit design is ordinarily required to design a ASIC. In the design process, the VLSI design engineer will consider the particular objectives to be accomplished and tasks to be performed by the integrated circuit and will create structural level design specifications which define the various hardware components required to perform the desired function, as well as the interconnection requirements between these components. A system controller must also be designed for synchronizing the operations of these components. This requires an extensive and all encompassing knowledge of the various hardware components required to achieve the desired objectives, as well as their interconnection requirements, signal level compatibility, timing compatibility, physical layout, etc. At each design step, the designer must do tedious analysis. The design specifications created by the VLSI design engineer may, for example, be in the form of circuit schematics, parameters or specialized hardware description languages (HDLs).

From the structural level design specifications, the description of the hardware components and interconnections is converted to a physical chip layout level description which describes the actual topological characteristics of the integrated circuit chip. This physical chip layout level description provides the mask data needed for fabricating the chip.

Due to the tremendous advances in very large scale integration (VLSI) technology, highly complex circuit systems are being built on a single chip. With their complexity and the demand to design custom chips at a faster rate, in large quantities, and for an ever increasing number of specific applications, computer-aided design (CAD) techniques need to be used. CAD techniques have been used with success in design and verification of integrated circuits, at both the structural level and at the physical layout level. For example, CAD systems have been developed for assisting in converting VLSI structural level descriptions of integrated circuits into the physical layout level topological mask data required for actually producing the chip. Although the presently available computer-aided design systems greatly facilitate the design process, the current practice still requires highly skilled VLSI design engineers to create the necessary structural level hardware descriptions.

There is only a small number of VLSI designers who possess the highly specialized skills needed to create structural level integrated circuit hardware descriptions. Even with the assistance of available VLSI CAD tools, the design process is time consuming and the probability of error is also high because of human in-

4,922,432

2

volvements. There is a very significant need for a better and more cost effective way to design custom integrated circuits.

## SUMMARY OF THE INVENTION

In accordance with the present invention a CAD (computer-aided design) system and method is provided which enables a user to define the functional requirements for a desired target integrated circuit, using an easily understood functional architecture independent level representation, and which generates therefrom the detailed information needed for directly producing an application specific integrated circuit (ASIC) to carry out those specific functions. Thus, the present invention, for the first time, opens the possibility for the design and production of ASICs by designers, engineers and technicians who may not possess the specialized expert knowledge of a highly skilled VLSI design engineer.

The functional architecture independent specifications of the desired ASIC can be defined in a suitable manner, such as in list form or preferably in a flowchart format. The flowchart is a highly effective means of describing a sequence of logical operations, and is well understood by software and hardware designers of varying levels of expertise and training. From the flowchart (or other functional specifications), the system and method of the present invention translates the functional architecture independent specifications into structural an architecture specific level definition of an integrated circuit, which can be used directly to produce the ASIC. The structural level definition includes a list of the integrated circuit hardware cells needed to achieve the functional specifications. These cells are selected from a cell library of previously designed hardware cells of various functions and technical specifications. The system also generates data paths among the selected hardware cells. In addition, the present invention generates a system controller and control paths for the selected integrated circuit hardware cells. The list of hardware cells and their interconnection requirements may be represented in the form of a netlist. From the netlist it is possible using either known manual techniques or existing VLSI CAD layout systems to generate the detailed chip level geometrical information (e.g. mask data) required to produce the particular application specific integrated circuit in chip form.

The preferred embodiment of the system and method of the present invention which is described more fully hereinafter is referred to as a Knowledge Based Silicon Compiler (KBSC). The KBSC is an ASIC design methodology based upon artificial intelligence and expert systems technology. The user interface of KBSC is a flowchart editor which allows the designer to represent VLSI systems in the form of a flowchart. The KBSC utilizes a knowledge based expert system, with a knowledge base extracted from expert ASIC designers with a high level of expertise in VLSI design to generate from the flowchart a netlist which describes the selected hardware cells and their interconnection requirements.

## BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be better understood by reference to the detailed description which follows, taken in connection with the accompanying drawings, in which

RCL002942

4,922,432

3

FIG. 1a illustrates a functional level design representation of a portion of a desired target circuit, shown in the form of a flowchart;

FIG. 1b illustrates a structural level design representation of an integrated circuit;

FIG. 1c illustrates a design representation of a circuit at a physical layout level, such as would be utilized in the fabrication of an integrated circuit chip;

FIG. 2 is a block schematic diagram showing how integrated circuit mask data is created from flowchart descriptions by the KBSC system of the present invention;

FIG. 3 is a somewhat more detailed schematic illustration showing the primary components of the KBSC system;

FIG. 4 is a schematic illustration showing how the ASIC design system of the present invention draws upon selected predefined integrated circuit hardware cells from a cell library;

FIG. 5 is an example flowchart defining a sequence of functional operations to be performed by an integrated circuit;

FIG. 6 is a structural representation showing the hardware blocks and interconnection requirements for the integrated circuit defined in FIG. 5;

FIG. 7 is an illustration of the flowchart editor window;

FIG. 8 is an illustration of the flowchart simulator window;

FIG. 9 is an illustration of the steps involved in cell list generation;

FIG. 10 is an example flowchart for a vending machine system;

FIG. 11 illustrates the hardware components which correspond to each of the three macros used in the flowchart of FIG. 10;

FIG. 12 is an initial block diagram showing the hardware components for an integrated circuit as defined in the flowchart of FIG. 10;

FIG. 13 is a block diagram corresponding to FIG. 12 showing the interconnections between blocks;

FIG. 14 is a block diagram corresponding to FIG. 13 after register optimization; and

FIG. 15 is a block diagram corresponding to FIG. 14 after further optimization.

#### DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

FIGS. 1a, 1b and 1c illustrate three different levels of representing the design of an integrated circuit. FIG. 1a shows a functional (or behavioral) representation architecture independent in the form of a flowchart. A flowchart is a graphic representation of an algorithm and consists of two kinds of blocks or states, namely actions and conditions (decisions). Actions are conventionally represented in the flowchart by a rectangle or box, and conditions are represented by a diamond. Transitions between actions and conditions are represented by lines with arrows. FIG. 1b illustrates a structural (or logic) level representation of an integrated circuit. In this representation, blocks are used to represent integrated architecture specific circuit hardware components for performing various functions, and the lines interconnecting the blocks represent paths for the flow of data or control signals between the blocks. The blocks may, for example, represent hardware components such as adders, comparators, registers, system controllers, etc. FIG. 1c illustrates a physical layout level representation

4

of an integrated circuit design, which provides the detailed mask data necessary to actually manufacture the devices and conductors which together comprise integrated circuit.

As noted earlier, the design of an integrated circuit at the structural level requires a design engineer with highly specialized skills and expertise in VLSI design. In the KBSC system of the present invention, however, integrated circuits can be designed at a functional level because the expertise in VLSI design is provided and applied by the invention. Allowing the designer to work with flowcharts instead of logic circuit schematics simplifies the task of designing custom integrated circuits, making it quicker, less expensive and more reliable. The designer deals with an algorithm using simple flowcharts at an architecture independent functional (behavioral) level, and needs to know only the necessary logical steps to complete a task, rather than the specific means for accomplishing the task. Designing with flowcharts requires less work in testing because flowcharts allow the designer to work much closer to the algorithm. On the other hand, previously existing VLSI design tools require the designer to represent an algorithm with complex circuit schematics at a structural level, therefore requiring more work in testing. Circuit schematics make it harder for the designer to cope with the algorithm function which needs to be incorporated into the target design because they intermix the hardware and functional considerations. Using flowcharts to design custom integrated circuits will allow a large number of system designers to access VLSI technology, where previously only a small number of designers had the knowledge and skills to create the necessary structural level hardware descriptions.

The overall system flow is illustrated in FIG. 2. The user enters the functional specifications of the circuit into the knowledge based silicon compiler (KBSC) 10 in the form of a flowchart 11. The KBSC 10 then generates a netlist 15 from the flowchart. The netlist 15 includes a custom generated system controller, all other hardware cells required to implement the necessary operations, and interconnection information for connecting the hardware cells and the system controller. The netlist can be used as input to any existing VLSI layout and routing tool 16 to create mask data 18 for geometrical layout.

#### System Overview

The primary elements or modules which comprise the KBSC system are shown in FIG. 3. In the embodiment illustrated and described herein, these elements or modules are in the form of software programs, although persons skilled in the appropriate art will recognize that these elements can easily be embodied in other forms, such as in hardware.

Referring more particularly to FIG. 3, it will be seen that the KBSC system 10 includes a program 20 called EDSIM, which comprises a flowchart editor 21 for creating and editing flowcharts and a flowchart simulator 22 for simulation and verification of flowcharts. Actions to be performed by each of the rectangles represented in the flowchart are selected from a macro library 23. A program 30 called PSCS (path synthesizer and cell selector) includes a data and control path synthesizer module 31, which is a knowledge based system for data and control path synthesis. PSCS also includes a cell selector 32 for selecting the cells required for system design. The cell selector 32 selects from a cell

RCL002943

5

library 34 of previously designed hardware cells the appropriate cell or cells required to perform each action and condition represented in the flowchart. A controller generator 33 generates a custom designed system controller for controlling the operations of the other hardware cells. The knowledge base 35 contains ASIC design expert knowledge required for data path synthesis and cell selection. Thus, with a functional flowchart input, PSCS generates a system controller, selects all other hardware cells, generates data and control paths, and generates a netlist describing all of this design information.

The KBSC system employs a hierarchical cell selection ASIC design approach, as is illustrated in FIG. 4. Rather than generating every required hardware cell from scratch, the system draws upon a cell library 34 of previously designed, tested and proven hardware cells of various types and of various functional capabilities with a given type. The macro library 23 contains a set of macros defining various actions which can be specified in the flowchart. For each macro function in the macro library 23 there may be several hardware cells in the cell library 34 of differing geometry and characteristics capable of performing the specified function. Using a rule based expert system with a knowledge base 35 extracted from expert ASIC designers, the KBSC system selects from the cell library 34 the optimum cell for carrying out the desired function.

Referring again to FIG. 3, the cells selected by the cell selector 32, the controller information generated by the controller generator 33 and the data and control paths generated by the data/control path synthesizer 31 are all utilized by the PSCS program 30 to generate the netlist 15. The netlist is a list which identifies each block in the circuit and the interconnections between the respective inputs and outputs of each block. The netlist provides all the necessary information required to produce the integrated circuit. Computer-aided design systems for cell placement and routing are commercially available which will receive netlist data as input and will lay out the respective cells in the chip, generate the necessary routing, and produce mask data which can be directly used by a chip foundry in the fabrication of integrated circuits.

#### System Requirements

The KBSC system can be operated on a suitable programmed general purpose digital computer. By way of example, one embodiment of the system is operated in a work station environment such as Sun3 and VAXStation-II/GPX Running UNIX Operating System and X Window Manager. The work station requires a minimum of 8 megabytes of main storage and 20 megabytes of hard disk space. The monitor used is a color screen with 8-bit planes. The software uses C programming language and INGRES relational data base.

The human interface is mainly done by the use of pop up menus, buttons, and a special purpose command language. The permanent data of the integrated circuit design are stored in the data base for easy retrieval and update. Main memory stores the next data temporarily, executable code, design data (flowchart, logic, etc.), data base (cell library), and knowledge base. The CPU performs the main tasks of creating and simulating flowcharts and the automatic synthesis of the design.

4,922,432

6

#### Flowchart Example

To describe the mapping of a flowchart to a netlist, consider an example flowchart shown in FIG. 5, which is of part of a larger overall system. In this illustrative flowchart, two variables, VAL1 and VAL2 are compared and if they are equal, they are added together. In this instance, the first action (Action 1) involves moving the value of variable VAL1 to register A. The second action comprises moving the value of variable VAL2 to register B. Condition 1 comprises comparing the values in registers A and B. Action 3 comprises adding the values of registers A and B and storing the result in register C.

In producing an integrated circuit to carry out the function defined in FIG. 5, the KBSC maps the flowchart description of the behavior of the system to interconnection requirements between hardware cells. The hardware cells are controlled by a system controller which generates all control signals. There are two types of variables involved in a system controller:

(1) Input variables: These are generated by hardware cells, and/or are external input to the controller. These correspond to conditions in the flowchart.

(2) Output variables: These are generated by the system controller and correspond to actions in the flowchart.

FIG. 6 illustrates the results of mapping the flowchart of FIG. 5 onto hardware cells. The actions and the conditions in the flowchart are used for cell selection and data and control path synthesis. The VAL1 register and VAL2 register and the data paths leading therefrom have already been allocated in actions occurring before Action 1 in our example. Action 1 causes generation of the data register A. Similarly, Action 2 causes the allocation of data register B. The comparator is allocated as a result of the comparison operation in Condition 1. The comparison operation is accomplished by (1) selecting a comparator cell, (2) mapping the inputs of the comparator cell to registers A and B, (3) generating data paths to connect the comparator with the registers A and B and (4) generating input variables corresponding to equal to, greater than, and less than for the system controller. Similarly the add operation in Action 3 causes selection of the adder cell, mapping of the adder parameters to the registers and creating the data paths.

Following this methodology, a block list can be generated for a given flowchart. This block list consists of a system controller and as many other blocks as may be required for performing the necessary operations. The blocks are connected with data paths, and the blocks are controlled by the system controller through control paths. These blocks can be mapped to the cells selected from a cell library to produce a cell list.

#### Interactive Flowchart Editor and Simulator

The creation and verification of the flowchart is the first step in the VLSI design methodology. The translation from an algorithm to an equivalent flowchart is performed with the Flowchart Editor 21 (FIG. 3). The verification of the edited flowchart is performed by the Flowchart Simulator 22. The Flowchart Editor and Simulator are integrated into one working environment for interactive flowchart editing, with a designer friendly interface.

EDSIM is the program which contains the Flowchart Editor 21 and the Flowchart Simulator 22. It also provides functions such as loading and saving flow-



7

charts. EDSIM will generate an intermediate file, called a statelist, for each flowchart. This file is then used by the PSCS program 30 to generate a netlist.

#### Flowchart Editor

The Flowchart Editor 21 is a software module used for displaying, creating, and editing the flowchart. This module is controlled through the flowchart editing window illustrated in FIG. 7. Along with editing functions the Flowchart Editor also provides checking of design errors.

The following is a description of the operations of the Flowchart Editor. The main editing functions include, create, edit, and delete states, conditions, and transitions. The create operation allows the designer to add a new state, condition, or transitions to a flowchart. Edit allows the designer to change the position of a state, condition or transition, and delete allows the designer to remove a state, condition or transition from the current flowchart. States which contain actions are represented by boxes, conditions are represented by diamonds, and transitions are represented by lines with arrows showing the direction of the transition.

Edit actions allows the designer to assign actions to each box. These actions are made up of macro names and arguments. An example of arguments is the setting and clearing of external signals. A list of basic macros available in the macro library 23 is shown in Table 1.

TABLE 1

Macro	Description
ADD (A,B,C)	$C = A + B$
SUB (A,B,C)	$C = A - B$
MULT (A,B,C)	$C = A * B$
DIV (A,B,C)	$C = A \text{ div } B$
DECR (A)	$A = A - 1$
INCR (A)	$A = A + 1$
CLR (A)	$A = 0$
REG (A,B)	$B = A$
CMP (A,B)	Compare A to B and set EQ,LT,GT signals
CMP0 (A)	Compare A to 0 and set EQ,LT,GT signals
NEGATE (A)	$A = \text{NOT } (A)$
MOD (A,B,C)	$C = A \text{ Modulus } B$
POW (A,B,C)	$C = A^B$
DC2 (A,S1,S2,S3,S4)	Decode A into S1,S2,S3,S4
EC2 (S1,S2,S3,S4,A)	Encode S1,S2,S3,S4 into A
MOVE (A,B)	$B = A$
CALL sub-flowchart (A,B,...)	Call a sub-flowchart. Pass A,B...
START (A,B,...)	Beginning state of a sub-flowchart
STOP (A,B,...)	Ending state of a sub-flowchart

The Flowchart Editor also provides a graphical display of the flowchart as the Flowchart Simulator simulates the flowchart. This graphical display consists of boxes, diamonds, and lines as shown in FIG. 7. All are drawn on the screen and look like a traditional flowchart. By displaying the flowchart on the screen during simulation it allows the designer to design and verify the flowchart at the same time.

#### Flowchart Simulator

The Flowchart Simulator 22 is a software module used for simulating flowcharts. This module is controlled through the simulator window illustrated in FIG. 8. The Flowchart Simulator simulates the transitions between states and conditions in a flowchart. The following is a list of the operations of the Flowchart Simulator:

edit data—Change the value of a register or memory.

4,922,432

8

set state—Set the next state to be simulated.

set detail or summary display—Display summary or detail information during simulation.

set breaks—Set a breakpoint.

clear breaks—Clear all breakpoints.

show breaks—Display current breakpoints.

step—Step through one transition.

execute—Execute the flowchart.

stop—Stop executing of the flowchart. history ON or

history OFF—Set history recording on or off.

cancel—Cancel current operation.

help—Display help screen.

close—Close the simulator window.

The results of the simulation are displayed within the simulator window. Also the editor window will track the flowchart as it is being simulated. This tracking of the flowchart makes it easy to edit the flowchart when an error is found.

#### Cell Selection

The Cell Selector 32 is a knowledge based system for selecting a set of optimum cells from the cell library 34 to implement a VLSI system. The selection is based on functional descriptions in the flowchart, as specified by the macros assigned to each action represented in the flowchart. The cells selected for implementing a VLSI system depend on factors such as cell function, fabrication technology used, power limitations, time delays etc. The cell selector uses a knowledge base extracted from VLSI design experts to make the cell selection.

To design a VLSI system from a flowchart description of a user application, it is necessary to match the functions in a flowchart with cells from a cell library. This mapping needs the use of artificial intelligence techniques because the cell selection process is complicated and is done on the basis of a number of design parameters and constraints. The concept used for cell selection is analogous to that used in software compilation. In software compilation a number of subroutines are linked from libraries. In the design of VLSI systems, a functional macro can be mapped to library cell.

FIG. 4 illustrates the concept of hierarchical cell selection. The cell selection process is performed in two steps:

- (1) selection of functional macros
- (2) selection of geometrical cells

A set of basic macros is shown in Table 1. A macro corresponds to an action in the flowchart. As an example, consider the operation of adding A and B and storing the result in C. This function is mapped to the addition macro ADD(X, Y, Z). The flowchart editor and flowchart simulator are used to draw the rectangles, diamonds and lines of the flowchart, to assign a macro selected from the macro library 23 to each action represented in the flowchart, and to verify the functions in flowcharts. The flowchart is converted into an intermediate form (statelist) and input to the Cell Selector.

The Cell Selector uses a rule based expert system to select the appropriate cell or cells to perform each action. If the cell library has a number of cells with different geometries for performing the operation specified by the macro, then an appropriate cell can be selected on the basis of factors such as cell function, process technology used, time delay, power consumption, etc.

The knowledge base of Cell Selector 32 contains information (rules) relating to:

- (1) selection of macros
- (2) merging two macros

9

- (3) mapping of macros to cells
  - (4) merging two cells
  - (5) error diagnostics
- The above information is stored in the knowledge base 35 as rules.

#### Cell List Generation

FIG. 9 shows the cell list generation steps. The first step of cell list generation is the transformation of the flowchart description into a structure that can be used by the Cell Selector. This structure is called the statelist. The blocklist is generated from the statelist by the inference engine. The blocklist contains a list of the functional blocks to be used in the integrated circuit. Rules of the following type are applied during this stage.

- map arguments to data paths
- map actions to macros
- connect these blocks

Rules also provide for optimization and error diagnostics at this level.

The cell selector maps the blocks to cells selected from the cell library 34. It selects an optimum cell for a block. This involves the formulation of rules for selecting appropriate cells from the cell library. Four types of information are stored for each cell. These are:

- (1) functional level information: description of the cell at the register transfer level.
- (2) logic level information: description in terms of flip-flops and gates.
- (3) circuit level information: description at the transistor level.
- (4) Layout level information: geometrical mask level specification.

The attributes of a cell are:

- cell name
- description
- function
- width
- height
- status
- technology
- minimum delay
- typical delay
- maximum delay
- power
- file
- designer
- date
- comment
- inspector

In the cell selection process, the above information can be used. Some parameters that can be used to map macros to cells are:

- (1) name of macro
- (2) function to be performed
- (3) complexity of the chip
- (4) fabrication technology
- (5) delay time allowed
- (6) power consumption
- (7) bit size of macro data paths

#### Netlist Generation

The netlist is generated after the cells have been selected by PSCS. PSCS also uses the macro definitions for connecting the cell terminals to other cells. PSCS uses the state-to-state transition information from an intermediate form representation of a flowchart (i.e. the

4,922,432

10

statelist) to generate a netlist. PSCS contains the following knowledge for netlist generation:

- (1) Data path synthesis
- (2) Data path optimization
- (3) Macro definitions
- (4) Cell library
- (5) Error detection and correction

The above information is stored in the knowledge base 35 as rules. Knowledge engineers help in the formulation of these rules from ASIC design experts. The macro library 23 and the cell library 34 are stored in a database of KBSC.

A number of operations are performed by PSCS. The following is a top level description of PSCS operations:

- (1) Read the flowchart intermediate file and build a statelist.
  - (2) current\_context = START
  - (3) Start the inference engine and load the current context rules.
  - (4) Perform one of the following operations depending upon current\_context:
    - (a) Modify the statelist for correct implementation.
    - (b) Create blocklist, macrolist and data paths.
    - (c) Optimize blocklist and datapath list and perform error checks.
    - (d) Convert blocks to cells.
    - (e) Optimize cell list and perform error checks.
    - (f) Generate netlist.
    - (g) Optimize netlist and perform error checks and upon completion Goto 7.
  - (5) If current\_context has changed, load new context rules.
  - (6) Goto 4.
  - (7) Output netlist file and stf files and Stop.
- In the following sections, operations mentioned in step 4 are described. The Rule Language and PSCS display are also described.

#### Rule Language

- The rule language of PSCS is designed to be declarative and to facilitate rule editing. In order to make the expert understand the structure of the knowledge base, the rule language provides means for knowledge representation. This will enable the format of data structures to be stated in the rule base, which will enable the expert to refer to them and understand the various structures used by the system. For example, the expert can analyze the structure of wire and determine its components. The expert can then refer these components into rules. If a new object has to be defined, then the expert can declare a new structure and modify some existing structure to link to this new structure. In this way, the growth of the data structures can be visualized better by the expert. This in turn helps the designer to update and append rules.

The following features are included in the rule language:

- (i) Knowledge representation in the form of a record structure.
- (ii) Conditional expressions in the antecedent of a rule.
- (iii) Facility to create and destroy structure in rule actions.
- (iv) The assignment statement in the action of a rule.
- (v) Facility for input and output in rule actions.
- (vi) Provide facility to invoke C functions from rule actions.

The rule format to be used is as follows:

11

4,922,432

The rule format to be used is as follows:		
Rule	<number>	<context>
If {	<if-clause>	
}		
Then {	<then-clause>	
}		
where	<number>	rule number
	<context>	context in which this rule is active
	<if-clause>	the condition part of the rule
	<then-clause>	the action part of the rule

### Inference Strategy

The inference strategy is based on a fast pattern matching algorithm. The rules are stored in a network and the requirement to iterate through the rules is avoided. This speeds up the execution. The conflict resolution strategy to be used is based on the following:

(1) The rule containing the most recent data is selected.

(2) The rule which has the most complex condition is selected.

(3) The rule declared first is selected.

### Rule Editor

PSCS provides an interactive rule editor which enables the expert to update the rule set. The rules are stored in a database so that editing capabilities of the database package can be used for rule editing. To perform this operation the expert needs to be familiar with the various knowledge structures and the inferencing process. If this is not possible, then the help of a knowledge engineer is needed.

PSCS provides a menu from which various options can be set. Mechanisms are provided for setting various debugging flags and display options, and for the overall control of PSCS.

Facility is provided to save and display the blocklist created by the user. The blocklist configuration created by the user can be saved in a file and later be printed with a plotter. Also the PSCS display can be reset to restart the display process.

PSCS Example Rules:		
Rule 1	IF	no blocks exist
	THEN	generate a system controller.
Rule 2	IF	a state exists which has a macro AND this macro has not been mapped to a block
	THEN	find a corresponding macro in the library and generate a block for this macro.
Rule 3	IF	there is a transition between two states AND there are macros in these states using the same argument
	THEN	make a connection from a register corresponding to the first macro to another register corresponding to the second macro.
Rule 4	IF	a register has only a single connection from another register
	THEN	combine these registers into a single register.
Rule 5	IF	there are two comparators AND input data widths are of the same size AND

12

### -continued

PSCS Example Rules:		
		one input of these is same AND the outputs of the comparators are used to perform the same operation.
	THEN	combine these comparators into a single comparator.
Rule 6	IF	there is a data without a register
	THEN	allocate a register for this data.
Rule 7	IF	all the blocks have been interconnected AND a block has a few terminals not connected
	THEN	remove the block and its terminals, or issue an error message.
Rule 8	IF	memory is to be used, but a block has not been created for it
	THEN	create a memory block with data, address, read and write data and control terminals.
Rule 9	IF	a register has a single connection to a counter
	THEN	combine the register and the counter; remove the register and its terminals.
Rule 10	IF	there are connections to a terminal of a block from many different blocks
	THEN	insert a multiplexor; remove the connections to the terminals and connect them to the input of the multiplexor; connect the output of the multiplexor to the input of the block.

Additional rules address the following points:  
remove cell(s) that can be replaced by using the outputs of other cell(s)  
reduce multiplexor trees  
use fan-out from the cells, etc.

### Soft Drink Vending Machine Controller Design Example

The following example illustrates how the previously described features of the present invention are employed in the design of an application specific integrated circuit (ASIC). In this illustrative example the ASIC is designed for use as a vending machine controller. The vending machine controller receives a signal each time a coin has been deposited in a coin receiver. The coin value is recorded and when coins totalling the correct amount are received, the controller generates a signal to dispense a soft drink. When coins totalling more than the cost of the soft drink are received, the controller dispenses change in the correct amount.

This vending machine controller example is patterned after a textbook example used in teaching digital system controller design. See Fletcher, William I., *An Engineering Approach to Digital Design*, Prentice-Hall, Inc., pp. 491-505. Reference may be made to this textbook example for a more complete explanation of this vending machine controller requirements, and for an understanding and appreciation of the complex design procedures prior to the present invention for designing the hardware components for a controller.

FIG. 10 illustrates a flowchart for the vending machine controller system. This flowchart would be entered into the KBSC system by the user through the flowchart editor. Briefly reviewing the flowchart, the controller receives a coin present signal when a coin is received in the coin receiver. State0 and cond0 define a waiting state awaiting deposit of a coin. The symbol CP represents "coin present" and the symbol !CP repre-

RCL002947



4,922,432

13

sents "coin not present". Statel and condI determine when the coin has cleared the coin receiver. At state20, after receipt of a coin, the macro instruction ADD3.1 (lc, cv, sum) instructs the system to add lc (last coin) and cv (coin value) and store the result as sum. The macro instruction associated with state21 moves the value in the register sum to cv. The macro CMP.1 at state22 compares the value of cv with PR (price of soft drink) and returns signals EQ, GT and LT. The condition cond2 tests the result of the compare operation CMP.1. If the result is "not greater than" (!GT.CMP.1), then the condition cond3 tests to see whether the result is "equal" (EQ.CMP.1). If the result is "not equal" (!EQ.CMP.1), then control is returned to state0 awaiting the deposit of another coin. If cond3 is EQ, then state4 generates a control signal to dispense a soft drink (droppop) and the macro instruction CLR.1(cv) resets cv to zero awaiting another customer.

If the total coins deposited exceed the price, then state30 produces the action "returncoin". Additionally, the macro DECR.1 (cv) reduces the value of cv by the amount of the returned coin. At state31 cv and PR are again compared. If cv is still greater than PR, then control passes to state30 for return of another coin. The condition cond5 tests whether the result of CMP.2 is EQ and will result in either dispensing a drink (droppop) true or branching to state0 awaiting deposit of another coin. The macros associated with the states shown in FIG. 10 correspond to those defined in Table 1 above and define the particular actions which are to be performed at the respective states.

Appendix A shows the intermediate file or "statelist" produced from the flowchart of FIG. 10. This statelist is produced as output from the EDSIM program 20 and is used as input to the PSCS program 30 (FIG. 3).

FIG. 11 illustrates for each of the macros used in the flowchart of FIG. 10, the corresponding hardware blocks. It will be seen that the comparison macro CMP (A,B) results in the generation of a register for storing value A, a register for storing value B, and a comparator block and also produces control paths to the system controller for the EQ, LT, and GT signals generated as a result of the comparison operation. The addition macro ADD (A,B,C) results in the generation of a register for each of the input values A and B, a register for the output value C, and in the generation of an adder block. The macro DECR (A) results in the generation of a counter block. The PSCS program 30 maps each of the macros used in the flowchart of FIG. 10 to the corresponding hardware components results in the generation of the hardware blocks shown in FIG. 12. In generating the illustrated blocks, the PSCS program 30 relied upon rules 1 and 2 of the above listed example rules.

FIG. 13 illustrates the interconnection of the block of FIG. 12 with data paths and control paths. Rule 3 was used by the data/control path synthesizer program 31 in mapping the data and control paths.

FIG. 14 shows the result of optimizing the circuit by applying rule 4 to eliminate redundant registers. As a result of application of this rule, the registers R2, R3, R7, R8, and R9 in FIG. 13 were removed. FIG. 15 shows the block diagram after further optimization in which redundant comparators are consolidated. This optimization is achieved in the PSCS program 30 by application of rule 5.

Having now defined the system controller block, the other necessary hardware blocks and the data and con-

14

trol paths for the integrated circuit, the PSCS program 30 now generates a netlist 15 defining these hardware components and their interconnection requirements. From this netlist the mask data for producing the integrated circuit can be directly produced using available VLSI CAD tools.

---

```

name rpop;
data path @ic<0:5>, cv<0:5>, sum<0:5>, @pr<0:5>;
{
state4 : state0;
state30 : state31;
state21 : state22;
state20 : state21;
state0 : lcp state0;
state0 : cp state1;
state1 : cp state1;
state1 : lcp state20;
state22 : GT.CMP.1 state30;
state22 : !GT.CMP.1*EQ.CMP.1 state4;
state22 : !GT.CMP.1*EQ.CMP.1 state0;
state31 : GT.CMP.2 state30;
state31 : !GT.CMP.2*EQ.CMP.2 state4;
state31 : !GT.CMP.2*EQ.CMP.2 state0;
state30 : returncoin;
state30 : DECR.1(cv);
state4 : droppop;
state4 : CLR.1(cv);
state31 : CMP.2(cv,pr);
state22 : CMP.1(cv,pr);
state21 : MOVE.1(sum,cv);
state20 : ADD3.1(ic,cv,sum);
}

```

---

That which I claimed is:

1. A computer-aided design system for designing an application specific integrated circuit directly from architecture independent functional specifications for the integrated circuit, comprising
  - a macro library defining a set of architecture independent operations comprised of actions and conditions;
  - input specification means operable by a user for defining architecture independent functional specifications for the integrated circuit, said functional specifications being comprised of a series of operations comprised of actions and conditions, said input specification means including means to permit the user to specify for each operation a macro selected from said macro library;
  - a cell library defining a set of available integrated circuit hardware cells for performing the available operations defined in said macro library;
  - cell selection means for selecting from said cell library for each macro specified by said input specification means, appropriate hardware cells for performing the operation defined by the specified macro, said cell selection means comprising an expert system including a knowledge base containing rules for selecting hardware cells from said cell library and inference engine means for selecting appropriate hardware cells from said cell library in accordance with the rules of said knowledge base; and
  - netlist generator means cooperating with said cell selection means for generating as output from the system a netlist defining the hardware cells which are needed to achieve the functional requirements of the integrated circuit and the connections therebetween.
2. The system as defined in claim 1 wherein said input means comprises means specification for receiving user

RCL002948

4,922,432

15

input of a list defining the series of actions and conditions.

3. The system as defined in claim 1 additionally including mask data generator means for generating from said netlist the mask data required to produce an integrated circuit having the specified functional requirements.

4. The system as defined in claim 1 wherein said input means comprises flowchart editor means specification for creating a flowchart having elements representing said series of actions and conditions.

5. The system as defined in claim 4 additionally including flowchart simulator means for simulating the functions defined in the flowchart to enable the user to verify the operation of the integrated circuit.

6. The system as defined in claim 1 additionally including data path generator means cooperating with said cell selection means for generating data paths for the hardware cells selected by said cell selection means.

7. The system as defined in claim 6 wherein said data path generator means comprises a knowledge base containing rules for selecting data paths between hardware cells and inference engine means for selecting data paths between the hardware cells selected by said cell selection means in accordance with the rules of said knowledge base and the arguments of the specified macros.

8. The system as defined in claim 6 additionally including control generator means for generating a controller and control paths for the hardware cells selected by said cell selection means.

9. A computer-aided design system for designing an application specific integrated circuit directly from a flowchart defining architecture independent functional requirements of the integrated circuit comprising

a macro library defining a set of architecture independent operations comprised of actions and conditions;

flowchart editor means operable by a user for creating a flowchart having elements representing said architecture independent operations;

said flowchart editor means including macro specification means for permitting the user to specify for each operation represented in the flowchart a macro selected from said macro library;

a cell library defining a set of available integrated circuit hardware cells for performing the available operations defined in said macro library;

cell selection means for selecting from said cell library for each specified macro, appropriate hardware cells for performing the operation defined by the specified macro, said cell selection means comprising an expert system including a knowledge base containing rules for selecting hardware cells from said cell library and inference engine means for selecting appropriate hardware cells from said cell library in accordance with the rules of said knowledge base; and

data path generator means cooperating with said cell selection means for generating data paths for the hardware cells selected by said cell selector means, said data path generator means comprising a knowledge base containing rules for selecting data paths between hardware cells and inference engine means for selecting data paths between hardware cells selected by said cell selection means in accordance with the rules of said knowledge base and the arguments of the specified macros.

16

10. The system as defined in claim 9 additionally including control generator means for generating a controller and control paths for the hardware cells selected by said cell selection means.

11. A computer-aided design system for designing an application specific integrated circuit directly from a flowchart defining architecture independent functional requirements of the integrated circuit, comprising

flowchart editor means operable by a user for creating a flowchart having boxes representing architecture independent actions, diamonds representing architecture independent conditions, and lines with arrows representing transitions between actions and condition and including means for specifying for each box or diamond, a particular action or condition to be performed;

a cell library defining a set of available integrated circuit hardware cells for performing actions and conditions;

a knowledge base containing rules for selecting hardware cells from said cell library and for generating data and control paths for hardware cells; and expert system means operable with said knowledge base for translating the flowchart defined by said flowchart editor means into a netlist defining the necessary hardware cells and data and control paths required in an integrated circuit having the specified functional requirements.

12. The system as defined in claim 11 including mask data generator means for generating from said netlist the mask data required to produce an integrated circuit having the specified functional requirements.

13. A computer-aided design process for designing an application specific integrated circuit which will perform a desired function comprising

storing a set of definitions of architecture independent actions and conditions;

storing data describing a set of available integrated circuit hardware cells for performing the actions and conditions defined in the stored set;

storing in an expert system knowledge base a set of rules for selecting hardware cells to perform the actions and conditions;

describing for a proposed application specific integrated circuit a series of architecture independent actions and conditions;

specifying for each described action and condition of the series one of said stored definitions which corresponds to the desired action or condition to be performed; and

selecting from said stored data for each of the specified definitions a corresponding integrated circuit hardware cell for performing the desired function of the application specific integrated circuit, said step of selecting a hardware cell comprising applying to the specified definition of the action or condition to be performed, a set of cell selection rules stored in said expert system knowledge base and generating for the selected integrated circuit hardware cells, a netlist defining the hardware cells which are needed to perform the desired function of the integrated circuit and the interconnection requirements therefor.

14. A process as defined in claim 13, including generating from the netlist the mask data required to produce an integrated circuit having the desired function.

RCL002949

4,922,432

17

15. A process as defined in claim 13 including the further step of generating data paths for the selected integrated circuit hardware cells.

16. A process as defined in claim 15 wherein said step of generating data paths comprises applying to the selected cells a set of data path rules stored in a knowledge base and generating the data paths therefrom.

17. A process as defined in claim 16 including the further step of generating control paths for the selected integrated circuit hardware cells.

18. A knowledge based design process for designing an application specific integrated circuit which will perform a desired function comprising

storing in a macro library a set of macros defining architecture independent actions and conditions;

storing in a cell library a set of available integrated circuit hardware cells for performing the actions and conditions;

storing in a knowledge base set of rules for selecting hardware cells from said cell library to perform the actions and conditions defined by the stored macros;

describing for a proposed application specific integrated circuit a flowchart comprised of elements representing a series of architecture independent

18

actions and conditions which carry out the function to be performed by the integrated circuit; specifying for each described action and condition of said series a macro selected from the macro library which corresponds to the action or condition; and applying rules of said knowledge base to the specified macros to select from said cell library the hardware cells required for performing the desired function of the application specific integrated circuit and generating for the selected integrated circuit hardware cells, a netlist defining the hardware cells which are needed to perform the desired function of the integrated circuit and the interconnection requirements therefor.

19. A process as defined in claim 18 also including the steps of

storing in said knowledge base a set of rules for creating data paths between hardware cells, and

applying rules of said knowledge base to the specified means to create data paths for the selected hardware cells.

20. A process as defined in claim 19 also including the steps of generating a controller and generating control paths for the selected hardware cells.

\* \* \* \* \*

30

35

40

45

50

55

60

65

RCL002950

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 4,922,432

Page 1 of 4

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

ON TITLE PAGE: under the section "References Cited" under "Other Publications":

"Verifying Compiled Silicon", by E. K. cheng, VLSI Design, Oct. 1984, pp. 1-4." should be -- "Verifying Compiled Silicon", by E. K. Cheng, VLSI Design, Oct. 1984, pp. 1-4." --.

"quality of Designs from An Automatic Logic Generator", by T. D. Friedman et al., IEEE 7th DA Conference, 1970, pp. 71-89." should be -- "Quality of Designs from An Automatic Logic Generator", by T. D. Friedman et al., IEEE 7th DA Conference, 1970, pp. 71-89. --.

"Trevillyan-Trickey, H., Flamel: A *High Level Hardward Compiler*, IEEE Transactions On Computer Aided Design, Mar. 1987, pp. 259-269." should be -- Trevillyan-Trickey, H., Flamel: A *High Level Hardware Compiler*, IEEE Transactions On Computer Aided Design, Mar. 1987, pp. 259-269. --.

In the abstract:

Every occurrence of "functional architecture independent" should be -- architecture independent functional --.

Column 1, line 19, "a" should be -- an --.

RCL002951

UNITED STATES-PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 4,922,432

Page 2 of 4

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 2, line 10, "functional architecture independent" should be -- architecture independent functional --.

Column 2, line 21, "functional architecture independent" should be -- architecture independent functional --.

Column 2, lines 29-30, "functional architecture independent" should be -- architecture independent functional --.

Column 2, line 31, "structural" should be after "specific".

Column 3, lines 51-52, "representation" should be after "architecture independent".

Column 3, lines 61-62, "integrated" should be after "specific".

Column 6, line 62, after "22" insert -- . --.

Column 7, line 43 (in Table 1), "C = A B" should be -- C = A^B --.

Column 8, line 9 should end with the word "flowchart" and "history" should begin on the next line.

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 4,922,432

Page 3 of 4

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 10, line 23, "data paths" should be  
-- datapaths --.

Column 10, line 68, delete "The rule format to be used is  
as follows:".

Column 12, line 54, "Engineering" should be  
-- Engineering --.

Column 13, line 55, "block" should be -- blocks --.

In the Claims:

Column 14, line 68, before "means" (first occurrence)  
insert -- specification --; after "means" (second  
occurrence) delete "specification".

Column 15, line 9, before "means" (first occurrence)  
insert -- specification --; after "means" (second  
occurrence) delete "specification".

Column 15, line 35, after "circuit" insert -- , --.

Column 15, line 36, "marco" should be -- macro --.

Column 15, line 49, "form" should be -- from --.

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 4,922,432

Page 4 of 4

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 16, line 14, "condition" should be  
-- conditions --.

Column 17, line 19, after "base" insert -- a --.

Signed and Sealed this  
Fourteenth Day of January, 1992

*Attest:*

HARRY F. MANBECK, JR.

*Attesting Officer*

*Commissioner of Patents and Trademarks*

RCL002954

# EXHIBIT 2



**Exhibit A ('432 Patent)**

<b>Claim Element</b>	<b>Ricoh's Construction(s) And Support For Those Construction(s)</b>	<b>Synopsys' &amp; Defendants' Construction(s) And Support For Those Construction(s)</b>
13. A computer-aided design process for designing an application specific integrated circuit which will perform a desired function comprising	During manufacture of a desired application specific integrated circuit (ASIC) chip that is designed to perform a specific purpose, a process of designing the desired ASIC using a computer, the process comprising:  ("application specific integrated circuit (ASIC)"= an integrated circuit chip designed to perform a specific function.)  <u>Support</u>  '432 Patent: Column 1, lines 13-17; column 2, lines 15-20.  RCL000207-223.  "computer-aided design": The use of computers to aid in design layout and analysis. IEEE Standard Dictionary of Electrical and Electronic Terms,	A. "A computer-aided design process for designing" -- a process that uses a computer for designing, as distinguished from a computer-aided manufacturing process, which uses a computer to direct and control the manufacturing process.  <i>Intrinsic Evidence:</i> <b>'432 patent:</b> 1:9-12; 16:34-65 [Attachment 2 <sup>1</sup> , DEF012564-DEF012585].  <i>Extrinsic Evidence:</i> <b>Decl. Kowalski ¶¶ 16-18<sup>2</sup>;</b> <b>CAD Tool Integration For ASIC Design:</b> at 364-365 [Attachment 21, KBSC0000031-KBSC0000036].  <i>Dictionaries, Treatises, Textbooks, etc.:</i> <b>IBM Dictionary of Computing:</b> at 129-130 [Attachment 16, DEF083932-DEF084703]; <b>IC Mask Design:</b> at 1-24 Attachment 17,

<sup>1</sup> Referenced attachments are attached to this Exhibit A.

<sup>2</sup> "Decl. Kowalski ¶¶" refers to the pertinent paragraphs in the Declaration and Summary of Opinions of Dr. Thaddeus J. Kowalski on Construction of Disputed Claim Terms of United States Patent No. 4,922,432 that support Synopsys' and Defendants' proposed constructions and oppose Ricoh's proposed constructions for the disputed claim term, phrase or clause. Ricoh objects to the citation of extrinsic evidence by Synopsys and the Aeroflex defendants, and reserves its right to seek discovery regarding any such extrinsic evidence and respond with its own extrinsic evidence.

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis' & Defendants' Construction(s) And Support For Those Construction(s)
	<p>Fourth Edition (1988). RCL011382-388 at RCL011384.</p> <p>“function”: A specific purpose of an entity or its characteristic action. IEEE Standard Dictionary of Electrical and Electronic Terms, Fourth Edition (1988). RCL011382-388 at RCL011386.</p> <p>“function”: Any of a group of related actions contributing to a larger action. Merriam-Merriam-Webster's Ninth New Collegiate Dictionary (1987). RCL011389-407 at RCL011400.</p>	<p>DEF085303-DEF085329]; <b>Microchip Fabrication</b>: at 76-82, 274-278 [Attachment 18, DEF085330-085343]; <b>IEEE Standard Dictionary of Electrical and Electronics Terms</b>: at 180 [Attachment 19, DEF085299-085302]; <b>Webster's Dictionary</b>: at 343, 725 [Attachment 20, DEF085290-DEF085298].</p> <p>B. “application specific integrated circuit” -- an interconnected miniaturized electronic circuit on a single piece of semiconductor material designed to perform a specific function, as distinguished from standard, general purpose integrated circuits, such as microprocessors, memory chips, etc.</p> <p><i>Intrinsic Evidence</i>:</p> <p><b>*432 patent</b>: 1:13-17; 16:34-65 [Attachment 2, DEF012564-DEF012585].</p> <p><i>Extrinsic Evidence</i>:</p> <p><b>Decl. Kowalski ¶¶ 19-20;</b></p> <p><b>CAD Tool Integration For ASIC Design</b>: at 363 [Attachment 21, KBSC000031-KBSC000036].</p>

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis' & Defendants' Construction(s) And Support For Those Construcion(s)
<p>storing a set of definitions of architecture independent actions and conditions;</p>	<p>Placing in computer memory a library of definitions of the different architecture independent actions and conditions that can be selected for use in the desired ASIC, where the architecture independent actions and conditions do not imply any structure or implementing technology.</p> <p>("architecture independent action and condition"= functional or behavioral aspects of a portion of a circuit (or circuit segment) that does not imply any set architecture, structure or implementing technology.)</p> <p><u>Support</u></p> <p>'432 Patent: Figs. 1a, 1b, 1c, 4; column 2, lines 6-20; column 2, lines 27-34; column 3, line 49 to column 4, line 4; column 4, lines 5-19; column 5, lines 20-22; column 7, lines 24-50; column 8, lines 23-51; column 10, lines 10-12; column 13, lines 2-31.</p>	<p>C.<sup>3</sup> "actions and conditions"-- are the logical steps and decisions that are represented as rectangles and diamonds in the flowchart; collectively logical operations.</p> <p><i>Intrinsic Evidence:</i></p> <p>'432 patent: 2:24-27; 3:50-59; 4:15-19; 4:61-63; 6:3-14; 7:20-23; 8:47-51; 16:34-65 [Attachment 2, DEF012564-DEF012585]; '432 patent file history: April 1989 Amendment at 9, 11; October 1989 Examiner Interview Summary; November 1989 Amendment at 6-7 [Attachment 3, DEF011820-DEF012110].</p> <p><i>Extrinsic Evidence:</i></p> <p><b>Decl. Kowalski ¶ 21.</b></p> <p><i>Dictionaries, Treatises, Textbooks, etc.:</i></p> <p><b>IBM Dictionary of Computing:</b> at 479 [Attachment 16, DEF083932-DEF084703].</p>

<sup>3</sup> Synopsys and the Defendants disagree with Ricoh's definition of "storing" on this step and the next two steps as "placing in computer memory." Storing means placing on any storage device "that is accessible by the processor for the computer system." IBM Dictionary of Computing at 654 (Attachment 16, DEF083932-DEF084703).

Claim Element	Rieoh's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
	<p>"action": A thing done. Merriam-Webster's Ninth New Collegiate Dictionary (1987). RCL011389-407 at RCL011391.</p> <p>"architecture": A unifying or coherent form or structure. Merriam-Webster's Ninth New Collegiate Dictionary (1987). RCL011389-407 at RCL011393.</p> <p>"independent": Not dependent; not requiring or relying on something else. Merriam-Webster's Ninth New Collegiate Dictionary (1987). RCL011389-407 at RCL011394.</p> <p>"condition": Something essential to the appearance or occurrence of something else. Merriam-Webster's Ninth New Collegiate Dictionary (1987). RCL011389-407 at RCL011405A</p>	<p>D. "architecture independent"<sup>4</sup> -- not including (i.e., excluding) a register transfer level (RTL) description or any other description that is hardware architecture dependent. An RTL description consists of: 1) defining the inputs, outputs, and any registers of the proposed ASIC; and, 2) describing for a single clock cycle of the ASIC how the ASIC outputs and any registers are set according to the values of the ASIC inputs and the previous values of the registers; an RTL description defines any control needed for the ASIC.</p> <p><i>Intrinsic Evidence:</i></p> <p><b>'432 patent file history:</b> April 1989 Amendment at 8-10, 13; November 1989 Amendment at 7 [Attachment 3, DEF011820-DEF012110]; <b>'435 patent:</b> Fig. 4; 4:26-32; 5:27-35 [Attachment 4, DEF012503-DEF012518].</p> <p><i>Extrinsic Evidence:</i></p> <p><b>Decl. Kowalski ¶¶ 22-26;</b></p> <p><b>Computer Aided VLSI Design Vol.1 No. 4:</b> at 388</p>

<sup>4</sup> This phrase was not in the original patent application and therefore violates the prohibition of Section 132 of 35 U.S.C. against adding new matter. Moreover, it is indefinite and inadequately described in the '432 patent. The only description is in the '432 patent's file history, which is in the negative.

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
<p>storing data describing a set of available integrated circuit hardware cells for performing the actions and conditions defined in the stored set;</p>	<p>Placing in computer memory a library of cell information that describe hardware cells capable of performing the different architecture independent actions and conditions placed in the library of definitions.</p> <p>("hardware cells"= previously designed circuit components or structure that have specific physical and functional characteristics used as building blocks for implementing an ASIC to be</p>	<p>E. "a set of definitions of architecture independent actions and conditions" -- a set of named descriptions defining the functionality and arguments for the available logical steps and decisions that may be specified in the flowchart; and excluding a register transfer level description.</p> <p><i>Intrinsic Evidence:</i>  <b>'432 patent:</b> 4:61-63; 5:20-22; 6:3-14; 7:25-50; 8:47-51; 16:34-65 [Attachment 2, DEF012564-DEF012585].</p> <p><i>Extrinsic Evidence:</i>  <b>Decl. Kowalski ¶¶ 27-28.</b></p> <p>F. "hardware cells" -- logic blocks for which the functional level (e.g., register transfer level), logic level (e.g., flip flop and gate level), circuit level (e.g., transistor level), and layout level (e.g., geometrical mask level) descriptions are all defined.</p> <p><i>Intrinsic Evidence:</i>  <b>'432 patent:</b> 2:34-39; 3:59-67; 5:15-20; 9:24-51; 16:34-65; 16:66-68 [Attachment 2, DEF012564-</p>

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis' & Defendants' Construction(s) And Support For Those Construction(s)
	<p>manufactured.)</p> <p><u>Support</u></p> <p>'432 Patent: Fig. 4; column 2, lines 36-39; column 4, line 68 to column 5, line 3; column 5, lines 15-20; column 5, lines 22-25; column 9, lines 24-60; column 10, lines 10-12.</p>	<p>DEF012585]; '016 patent: 11:47-13:63; 14:3-22 [Attachment 5, DEF017265-DEF017284].</p> <p><i>Extrinsic Evidence:</i></p> <p><b>Decl. Kowalski ¶¶ 29-30;</b></p> <p><b>Computer Aided VLSI Design Vol.1 No. 4:</b> at 380 [Attachment 22, KBSC001109-KBSC001131].</p> <p>G. "data describing a set of available integrated circuit hardware cells for performing the actions and conditions defined in the stored set" -- a set of named integrated circuit hardware cells that includes at least one hardware cell for each stored definition that may be specified for the available logical steps and decisions; where each named hardware cell has corresponding descriptions at the functional level (e.g., register transfer level), logic level (e.g., flip-flop and gate level), circuit level (e.g., transistor level), and layout level (e.g., geometrical mask level) that are all defined.</p> <p><i>Intrinsic Evidence:</i></p> <p><b>'432 patent:</b> Fig. 4; 2:34-39; 3:59-67; 5:15-20; 5:23-25; 9:24-51; 16:34-65; 16:66-68 [Attachment 2, DEF012564-DEF012585].</p> <p><i>Extrinsic Evidence:</i></p>

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
<p>storing in an expert system knowledge base a set of rules for selecting hardware cells to perform the actions and conditions;</p>	<p>Placing in an expert system knowledge base, that uses a computer memory, a plurality of rules for selecting among the hardware cells placed in the hardware cell library, wherein the rules comprise the expert knowledge of highly skilled VLSI designers formulated as prescribed procedures.</p> <p>("expert system knowledge base"= database used to store expert knowledge of highly skilled VLSI designers.)</p> <p>("rules"= the expert knowledge of highly skilled VLSI designers formulated as prescribed procedures.)</p> <p><u>Support</u></p> <p>'432 Patent: Column 5, lines 6-8; column 8, line 65 to column 9, line 5; column 9, lines 14-20; column 10, lines 1-10; column 10, line 40 to column 11, line 14; column 11, lines 16-26; column 11, lines 30-32; column 11, line 46 to column 12, line 35.</p> <p>RCL000229-237.</p>	<p>H. "expert system" -- software executing on a computer system that attempts to embody the knowledge of a human expert in a particular field and then uses that knowledge to simulate the reasoning of such an expert to solve problems in that field. This system is comprised of a knowledge base containing rules, working memory containing the problem description, and an inference engine. It solves problems through the selective application of the rules in the knowledge base to the problem description, as distinguished from conventional software, which uses a predefined step-by-step procedure (algorithm) to solve problems.</p> <p><i>Intrinsic evidence:</i></p> <p>'<b>432 patent</b>: 2:58-63; 5:6-8; 8:58-60; 10:39-11:26; 14:50-59; 15:53-58; 16:34-65 [Attachment 2, DEF012564-DEF012585]; '<b>432 patent's file history</b>: April 1989 Amendment at 9-11, 15, 17; October 1989 Examiner Interview Summary; November 1989 Amendment at 7, 9 [Attachment 3, DEF011820-012110]; '<b>016 patent</b>: 2:65-3:8 [Attachment 5, DEF017265-DEF017284]; '<b>435 patent</b>: 7:32-9:35[Attachment 4, DEF012503-</p>



Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis' & Defendants' Construction(s) And Support For Those Construction(s)
	<p>"rule": A prescribed guide for conduct or action; an accepted procedure, custom or habit. Merriam-Webster's Ninth New Collegiate Dictionary (1987). RCL011389-407 at RCL011405.</p> <p>"expert system": (1977): computer software that attempts to mimic the reasoning of a human specialist. Merriam-Webster's Collegiate Dictionary Tenth Edition (1999). RCL011408-410 at RCL011410.</p>	<p>DEF012518]; '603 patent: 1:44-49 [Attachment 6, DEF017456-DEF017482]; <b>An Overview of Logic Synthesis Systems</b>: at 170 [Attachment 7, DEF011962-DEF011968]; <b>The CMU Design Automation System</b>: at 75-77 [Attachment 8, DEF012045-DEF012052].</p> <p>I. "Knowledge base" -- the portion of the expert system containing a set of rules embodying the expert knowledge for the particular field.</p> <p><i>Intrinsic evidence:</i></p> <p>'432 patent: 10:39-11:15; 14:50-59; 15:53-58; 16:34-65 [Attachment 2, DEF012864-DEF012585]; '432 patent file history: April 1989 Amendment at 9-11, 15, 17; October 1989 Examiner Interview Summary; November 1989 Amendment at 7, 9 [Attachment 3, DEF011820-DEF012110]; '435 patent: 7:32-9:35 [Attachment 4, DEF012503-DEF012518].</p> <p>J. "a set of rules for selecting hardware cells to perform the actions and conditions" -- a set of rules, each having an antecedent portion (IF) and a consequent portion (THEN), embodying the knowledge of expert designers for application specific integrated circuits, which enables the</p>



Claim Element	Rico's Construction(s) And Support For Those Construction(s)	Synopsis' & Defendants' Construction(s) And Support For Those Construction(s)
		<p>expert system to map the specified stored definitions for each logical step and decision represented in the flowchart to a corresponding stored hardware cell description.</p> <p><i>Intrinsic evidence:</i>  <b>'432 patent:</b> 2:58-63; 8:20-30; 8:58-9:62; 10:39-11:26; 14:50-59; 15:53-58; 16:34-65 [Attachment 2, DEF012564-DEF012585]; <b>'432 patent file history:</b> April 1989 Amendment at 9-11, 15, 17; October 1989 Examiner Interview Summary; November 1989 Amendment at 7, 9 [Attachment 3, DEF011820-DEF012110]; <b>'435 patent:</b> 7:32-9:35 [Attachment 4, DEF012503-DEF012518]; <b>An Overview of Logic Synthesis Systems:</b> at 170 [Attachment 7, DEF011962-DEF011968]; <b>The CMU Design Automation System:</b> at 75-77 [Attachment 8, DEF012045-DEF012052].</p> <p><i>Extrinsic Evidence for all of the above phrases (H, I, &amp; J) in this step:</i>  <b>Decl. Kowalski ¶¶ 33-45; Computer Aided VLSI Design Vol.1 No. 4:</b> 351, 377-381, 383, 388-389 [Attachment 22, KBSC001109-KBSC001131]; <b>'669 patent:</b> Abstract, 1:13-16, 2:28-33, 4:31-62; 5:21-38, 5:58-68, 6:1-7:68, 17:62 [Attachment 23, DEF 080579-DEF080605]; <b>The VLSI</b></p>

Claim Element	Rico's Construction(s) And Support For Those Construction(s)	Synopsis' & Defendants' Construction(s) And Support For Those Construction(s)
		<p><b>Synopsys' &amp; Defendants' Construction(s) And Support For Those Construction(s)</b></p> <p><b>Design Automation Assistant:</b> at 889-90 [Attachment 28, DEF018660-DEF018664]; <b>A Rule-Based Logic Circuit Synthesis System for CMOS Gate Arrays:</b> at 597 [Attachment 29, DEF018277-DEF018283].</p> <p><i>Dictionaries, Treatises, Textbooks, etc. for all of the above phrases (H, I, &amp; J in this step):</i></p> <p><b>Understanding Expert Systems:</b> 7-10, 29-30, 40, 42, 74-78, 99-110 [Attachment 24, DEF079512-DEF079741]; <b>An Artificial Intelligence Approach To VLSI Design:</b> at 9-15 [Attachment 25, DEF078425-DEF078455]; <b>Artificial Intelligence Terminology:</b> at 6 [algorithm], 10 [antecedent], 53 [consequent], 86-87 [expert system], 127 [inference engine], 140 [knowledge based system], 204 [production system], 223 [rule base, rule-based system], 281 [working memory] [Attachment 26, DEF079212-DEF079511]; <b>Microsoft Press Computer Dictionary:</b> at 136 [expert system] [Attachment 27, DEF083323-DEF083325]; <b>IBM Dictionary of Computing:</b> 591 [rule interpreter, rule-based system] [Attachment 16, DEF083932-DEF084703]; <b>Expert Systems: A Non-Programmer's Guide:</b> 8-10, 16 [Attachment 30, DEF082264-DEF082528]; <b>Expert Systems:</b></p>

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
describing for a proposed application specific integrated circuit a series of architecture independent actions and conditions;	<p>A user describing an input specification containing the desired functions to be performed by the desired ASIC.</p> <p><u>Support</u></p> <p>'432 Patent: Column 1, line 13 to column 2, line 3, column 2, lines 6-20, column 2, lines 21-24; column 2, lines 27-34; column 6, lines 58-60; column 13, lines 32-35; column 14, lines 7-29.</p> <p>RCL000207-223, RCL000229-237.</p> <p>"describe": To represent or give an account in words &lt;~ a picture&gt;; to represent by a figure, model, or picture: delineate. Merriam-Webster's Ninth New Collegiate Dictionary (1987). RCL011389-407 at RCL011398.</p> <p>"description": A descriptive statement or account.</p>	<p>K. "describing for a proposed application specific integrated circuit a series of architecture independent actions and conditions " -- the designer represents a sequence of logical steps (rectangles) and decisions (diamonds), and the transitions (lines with arrows) between them in a flowchart format for a proposed application specific integrated circuit.</p> <p><i>Intrinsic evidence:</i></p> <p><b>'432 patent:</b> Figs. 1a, 5, &amp; 7; 2:21-27; 3:20-22; 3:50-59; 4:5-22; 4:35-38; 7:12-23; 16:34-65 [Attachment 2, DEF012564-012585]; <b>'432 patent file history:</b> April 1989 Amendment at 9, 11; October 1989 Examiner Interview Summary; November 1989 Amendment at 6-7 [Attachment 3, DEF011820-DEF012110]; <b>'016 patent:</b> 7:33-9:52 [Attachment 5, DEF017265-DEF017284]; <b>'435 patent:</b> 4:26-33 [Attachment 4, DEF012503-DEF012518]; <b>Flamel: A High-</b></p> <p><b>Tools and Applications:</b> at 269 [Attachment 31, DEF079985-DEF080283]; <b>Expert Systems: Principles and Case Studies:</b> at 11-12 [Attachment 32, DEF079753-DEF079984]; <b>Knowledge-Based Systems: The View in 1986:</b> at 16 [Attachment 33, DEF083251-DEF083284].</p>

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
	<p>Merriam-Webster's Ninth New Collegiate Dictionary (1987). RCL011389-407 at RCL011398.</p>	<p><b>Level Hardware Compiler:</b> 260-261 [Attachment 9, DEF012034-DEF012044]; <b>An Overview of Logic Synthesis Systems:</b> at 168-170 [Attachment 7, DEF011962-DEF011968]; <b>Methods Used in an Automatic Logic Design Generator (ALERT):</b> at 595 [Attachment 10, DEF011969-DEF011989]; <b>Quality of Designs From an Automatic Logic Generator (ALERT):</b> at 71 [Attachment 11, DEF012005-DEF012023]; <b>The CMU Design Automation System:</b> at 73-74 [Attachment 8, DEF012045-DEF012052]; <b>A New Look at Logic Synthesis:</b> at 544 [Attachment 12, DEF012024-DEF012030]; <b>Experiments in Logic Synthesis:</b> at 235 [Attachment 13, DEF011990-DEF011994]; <b>CAD Systems for IC Design:</b> at 3, 7 [Attachment 14, DEF011951-DEF011961]; <b>Verifying Compiled Silicon:</b> at 2 [Attachment 15, DEF011948-DEF011950]; <b>'442 patent:</b> 5:3-46, [Attachment 35, DEF012392-DEF012401]; <b>'603 patent:</b> 2:41-61 [Attachment 6, DEF012392-DEF012401].</p> <p><i>Extrinsic Evidence:</i>  <b>Decl. Kowalski ¶¶ 46-49; Computer Aided VLSI Design Vol.1 No. 4:</b> 351, 377-381, 383, 388-389 [Attachment 22, KBSC001109-KBSC001131];</p>

Claim Element	Ricola's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
		<p><b>Silicon Compilation:</b> at 48-49 [Attachment 34, DEF076335-DEF076341].</p> <p><i>Dictionaries, Treatises, Textbooks, etc.:</i></p> <p><b>Webster's Ninth New Collegiate Dictionary</b> at 343, 1074, 1073 [Attachment 20, DEF085290-DEF085298].</p>
<p>specifying for each described action and condition of the series one of said stored definitions which corresponds to the desired action or condition to be performed; and</p>	<p>Specifying for each desired function to be performed by the desired ASIC one of the definitions of the architecture independent actions and conditions stored in the library of definitions that is associated with the desired function.</p> <p>("specifying" = mapping or associating a desired function to be performed by the manufactured ASIC with a definition from the library of definitions.)</p> <p><u>Support</u></p> <p>'432 Patent: Column 5, lines 20-22; column 7, lines 24-50; column 8, lines 23-51; column 8, lines 65-67; column 9, lines 8-18; column 10, lines 10-12; column 13, lines 2-31.</p>	<p>L. "specifying for each described action and condition of the series one of said stored definitions" -- the designer assigns one definition from the set of stored definitions for each of the described logical steps and decisions represented in the flowchart.</p> <p><i>Intrinsic Evidence:</i></p> <p>'432 patent: Fig. 5; 3:20-22; 4:61-63; 5:20-22; 7:24-25; 8:23-26; 8:51-56; 16:34-65 [Attachment 2, DEF012564-DEF012585]; '016 patent: 6:12-32 [Attachment 5, DEF017265-DEF017284].</p> <p><i>Dictionaries, Treatises, Textbooks, etc.</i></p> <p><b>Webster's Ninth New Collegiate Dictionary</b> at 1132 [Attachment 20, DEF085290-DEF085298].</p> <p>M. "which corresponds to the desired action or condition to be performed" -- each specified definition must correspond to the intended step or</p>

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis' & Defendants' Construction(s) And Support For Those Construction(s)
<p>selecting from said stored data for each of the specified definitions a corresponding integrated circuit hardware cell for performing the desired function of the application specific integrated circuit, said step of selecting a hardware</p>	<p>Selecting from the plurality of hardware cells in the hardware cell library a hardware cell for performing the desired function of the desired ASIC through application of the rules; and generating a netlist that identifies the hardware cells needed to perform the function of the desired ASIC and the necessary parameters for connecting the respective inputs and outputs of each hardware cell, the netlist is passed to the next subsequent step in the process for manufacturing the desired ASIC.</p> <p>("netlist"= a description of the hardware components</p>	<p>decision to be performed.</p> <p><i>Intrinsic Evidence:</i>  <b>'432 patent:</b> Fig. 5; 3:20-22; 4:61-63; 5:20-22; 7:24-25; 8:23-26; 8:51-56; 16:34-65 [Attachment 2, DEF012564-DEF012585]; <b>'016 patent:</b> 6:12-32 [Attachment 5, DEF017265-DEF017284].</p> <p><i>Extrinsic Evidence:</i>  <b>Decl. Kowalski ¶¶ 50-52.</b></p> <p><i>Dictionaries, Treatises, Textbooks, etc.:</i>  <b>Webster's Ninth New Collegiate Dictionary</b> at 110 [Attachment 20, DEF085290-DEF085298].</p> <p>Synopsys and Defendants provide their constructions for the disputed claim terms, phrases, and clauses and support for these two separate "selecting" and "generating for the selected integrated hardware cells" steps below and separately for each step. Synopsys and Defendants dispute Ricoh's attempt to improperly and misleadingly combine these two separate steps.</p>

Claim Element	Rieoh's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
<p>cell comprising applying to the specified definition of the action or condition to be performed, a set of cell selection rules stored in said expert system knowledge base and generating for the selected integrated circuit hardware cells, a netlist defining the hardware cells which are needed to perform the desired function of the integrated circuit and the interconnection requirements therefor.</p>	<p>(and their interconnections) needed to manufacture the ASIC as used by subsequent processes, e.g., mask development, foundry, etc.)</p> <p><u>Support</u></p> <p>'432 Patent: Figs. 4, 9, 13; column 1, lines 17-26; column 2, lines 34-36; column 2, lines 42-44; column 5, lines 25-29; column 5, lines 35-40; column 8, lines 21-23; column 8, lines 26-41; column 8, lines 58-64; column 9, lines 8-24; column 9, line 64 to column 10, line 7; column 10, lines 13-34; column 13, line 36 to column 14, line 6.</p> <p>RCL000207-223, RCL000229-237.</p> <p>"expert system": (1977): computer software that attempts to mimic the reasoning of a human specialist. Merriam-Webster's Collegiate Dictionary Tenth Edition (1999). RCL011408-410 at RCL011410.</p> <p>"interconnection": To connect with one another. Merriam-Webster's Ninth New Collegiate Dictionary (1987). RCL011389-407 at RCL011403.</p>	

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
<p>selecting from said stored data for each of the specified definitions a corresponding integrated circuit hardware cell for performing the desired function of the application specific integrated circuit, said step of selecting a hardware cell comprising applying to the specified definition of the action or condition to be performed, a set of cell selection rules stored in said expert</p>	<p>See the "selecting" row at column 2, <i>supra</i>, for Ricoh's analysis of this claim element. Because the selecting step was amended to include (and was granted as including) both "applying" and "generating" substeps, Ricoh has interpreted this claim element as a single claim element. Ricoh believes that Synopsys and the ASIC Defendants' attempt to cul out the "generating" substep as a separate and distinct claim element is an improper rewriting of the claim.</p>	<p>N. "selecting from said stored data for each of the specified definitions a corresponding integrated circuit hardware cell for performing the desired function of the application specific integrated circuit" -- mapping the specified stored definitions for each logical step and decision represented in the flowchart to a corresponding stored hardware cell description.</p> <p><i>Intrinsic Evidence:</i>  <b>'432 patent:</b> Fig. 4; 3:16-19; 4:66-5:3; 5:22-29; 8:31-37; 8:58-60; 9:52-60; 16:34-65 [Attachment 2, DEF012564-DEF012585]; <b>'432 patent file history:</b> April 1989 Amendment at 10 [Attachment 3, DEF011820-DEF012110].</p> <p><i>Extrinsic Evidence:</i>  <b>Decl. Kowalski ¶ 55.</b></p> <p>O. "said step of selecting a hardware cell comprising applying to the specified definition of the action</p>



Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
system knowledge base and		<p>or condition to be performed, a set of cell selection rules stored in said expert system knowledge base" -- the mapping of the specified definitions to the stored hardware cell descriptions must be performed by an expert system having an inference engine for selectively applying a set of rules, each rule having an antecedent portion (IF) and a consequent portion (THEN), embodying the knowledge of expert designers for application specific integrated circuits, which enables the expert system to map the specified stored definitions for each logical step and decision represented in the flowchart to a corresponding stored hardware cell description.</p> <p><i>Intrinsic Evidence:</i></p> <p><b>'432 patent:</b> Abstract; 2:58-63; 5:6-8; 8:29-37; 8:58-60; 9:8-13; 11:16-26; 16:34-65 [Attachment 2, DEF012564-DEF012585]; <b>'432 patent file history:</b> April 1989 Amendment at 8-11, 17; October 1989 Examiner Interview Summary; November 1989 Amendment at 4, 6-7, 9 [¶¶ Attachment 3, DEF011820-DEF012110]; <b>'435 patent:</b> 7:32-9:35[Attachment 4, DEF012503-DEF012518]; <b>'603 patent:</b> at 3:59-63 [Attachment 6, DEF017456-DF017482]; <b>'016 patent:</b> 3:5-8; 9:67-10:2, [Attachment 5,</p>

Claim Element	Rico's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
		<p>DEF017265-DEF017284; <b>An Overview of Logic Synthesis Systems:</b> at 170 [Attachment 7, DEF011962-DEF011968]; <b>The CMU Design Automation System:</b> at 75-77 [Attachment 8, DEF012045-DEF012052].</p> <p><i>Extrinsic Evidence:</i>  <b>Decl. Kowalski ¶¶ 56-57</b>  Same as set forth for phrases H, I, &amp; J above.  <i>Dictionaries, Treatises, Textbooks, etc.</i>  Same as set forth for phrases H, I &amp; J above.</p>

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
<p>generating for the selected integrated circuit hardware cells, a netlist defining the hardware cells which are needed to perform the desired function of the integrated circuit and the interconnection requirements therefor.</p>	<p>See the "selecting" row at column 2, <i>supra</i>, for Ricoh's analysis of this claim element. Because the selecting step was amended to include (and was granted as including) both "applying" and "generating" substeps, Ricoh has interpreted this claim element as a single claim element. Ricoh believes that Synopsys and the ASIC Defendants' attempt to cull out the "generating" substep as a separate and distinct claim element is an improper rewriting of the claim.</p>	<p>P. "Netlist" -- a structural description that includes a custom controller type hardware cell and all other hardware cells required to implement the application specific integrated circuit's operations and any necessary interconnections including the necessary control and data path information for connecting the hardware cells and the controller.</p> <p><i>Intrinsic Evidence:</i>  <b>'432 patent:</b> Abstract; 1:17-37; 2:39-44; 4:39-43; 5:8-12; 5:30-40; 9:62-10:9; 12:31-35; 13:55-14:3; 16:34-65 [Attachment 2, DEF012564-DEF012585].</p> <p><i>Extrinsic Evidence:</i>  <b>Decl. Kowalski ¶¶ 58-60.</b></p> <p>Q. "generating for the selected integrated circuit hardware cells, a netlist defining the hardware cells which are needed to perform the desired function of the integrated circuit" -- producing a list of the needed hardware cells by eliminating any mapped hardware cells that are redundant or otherwise unnecessary and producing a custom controller type hardware cell for providing the needed control for those other hardware cells and</p>

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
		<p><i>Intrinsic Evidence:</i>  <b>'432 patent:</b> Abstract; 1:17-37; 2:39-44; 4:39-43; 5:8-12; 5:30-40; 9:62-10:9; 13:55-14:3; 16:34-65 [Attachment 2, DEF012564-DEF012585].</p> <p><i>Extrinsic Evidence:</i>  <b>Decl. Kowalski ¶¶ 61-62.</b></p> <p>R. "generating ...interconnection requirements therefor" -- producing the necessary structural control paths and data paths for the needed hardware cells and the custom controller.</p> <p><i>Intrinsic Evidence:</i>  <b>'432 patent:</b> Abstract; Figs. 6 &amp; 13-15; 1:17-37; 2:39-44; 3:23-25; 3:40-45; 4:39-43; 5:8-12; 5:30-40; 9:62-10:9; 13:55-14:3; 16:34-65 [Attachment 2, DEF012564-DEF012585].</p> <p><i>Extrinsic Evidence:</i>  <b>Decl. Kowalski ¶¶ 63-64.</b></p>
14. A process as defined in claim 13, including generating from the netlist the mask data required to	The process of claim 13, including producing from the netlist of hardware cells to be included in the designed ASIC mask data which can be directly used by a chip foundry in the fabrication of the ASIC.	S. "generating from the netlist the mask data required to produce an integrated circuit having the desired function" -- producing, from the structural netlist, the detailed layout level geometrical information required for

Claim Element	Ricoh's Construction(s) And Support For Those Construction(s)	Synopsis' & Defendants' Construction(s) And Support For Those Construction(s)
produce an integrated circuit having the desired function.	<p><u>Support</u></p> <p>'432 Patent: Figs. 1c, 2; column 1, lines 42-43; column 2, lines 44-49; column 3, line 68 to column 4, line 4; column 4, lines 44-46; column 5, lines 40-46.</p>	<p>manufacturing the set of photomasks that are used by the processes that directly manufacture the application specific integrated circuit.</p> <p><i>Intrinsic Evidence:</i></p> <p>'432 patent: Abstract, Fig. 1c; 1:42-44; 1:54-58; 2:44-49; 4:44-46; 5:40-46; 14:4-6; 16:34-68 [Attachment 2, DEF012564-DEF012585]; '016 patent: 1:41-47; 1:57-61; 4:11-13 [Attachment 5, DEF017265-DEF017284].</p> <p><i>Extrinsic Evidence:</i></p> <p>Decl. Kowalski ¶¶ 65-66.</p>
15. A process as defined in claim 13 including the further step of generating data paths for the selected integrated circuit hardware cells.	<p>The process of claim 13, including producing signal lines for carrying data to the hardware cells.</p> <p><u>Support</u></p> <p>'432 Patent: Figs. 11, 13; column 2, lines 39-40; column 3, lines 60-65.</p> <p>RCL000207-223.</p>	<p>T. "generating data paths for the selected integrated circuit hardware cells" -- producing the necessary structural descriptions of the data paths for the mapped hardware cells.</p> <p><i>Intrinsic Evidence:</i></p> <p>'432 patent: Abstract; 2:39-40; 4:63-66; 5:6-12; 5:30-37; 6:29-31; 6:37-43; 6:50-53; 9:62-10:9; 13:55-14:3; 16:34-65; 17:1-3 [Attachment 2, DEF012564-DEF012585]; '016 patent: 2:21-25 [Attachment 5, DEF017265-017284].</p> <p><i>Extrinsic Evidence:</i></p>

Claim Element	Rico's Construction(s) And Support For Those Construction(s)	Synopsis' & Defendants' Construction(s) And Support For Those Construction(s)
		<p><b>Decl. Kowalski ¶¶ 67-69.</b></p> <p><i>Dictionaries, Treatises, Textbooks, etc.:</i></p> <p><b>IEEE Standard Dictionary</b> at 898 [Attachment 19, DEF085344-DEF085347].</p>
<p>16. A process as defined in claim 15 wherein said step of generating data paths comprises applying to the selected cells a set of data path rules stored in a knowledge base and generating the data paths therefrom.</p>	<p>The process of claim 15, wherein the step of producing signal lines for carrying data comprises applying rules, which are placed in computer memory, to produce the signal lines for carrying data to the hardware cells.</p> <p><u>Support</u></p> <p>'432 Patent: Column 4, lines 64-66.</p> <p>RCL000207-223.</p>	<p>U. "said step of generating data paths comprises applying to the selected cells a set of data path rules stored in a knowledge base and generating the data paths therefrom" -- the generating step must be performed by at least an expert system having an inference engine for selectively applying a set of rules, each having an antecedent portion (IF) and a consequent portion (THEN), embodying the knowledge of expert designers for application specific integrated circuits, which enables the expert system to produce the necessary data paths for the mapped hardware cells.</p> <p><i>Intrinsic Evidence:</i></p> <p><b>'432 patent:</b> Abstract; 5:6-12; 9:62-10:9; 13:55-14:3; 16:34-65; 17:1-7 [Attachment 2, DEF012564-DEF012585]; <b>'432 patent file history:</b> April 1989 Amendment at 11 [Attachment 3, DEF011820-DEF012110]; <b>'435 patent:</b> 7:32-9:35 [Attachment 4, DEF012503-DEF012518]; <b>An Overview of Logic Synthesis</b></p>

Claim Element	Rico's Construction(s) And Support For Those Construction(s)	Synopsis's & Defendants' Construction(s) And Support For Those Construction(s)
<p>17. A process as defined in claim 16 including the further step of generating control paths for the selected integrated circuit hardware cells.</p>	<p>The process of claim 16, including producing signal lines for carrying control signals to the hardware cells.</p> <p><u>Support</u></p> <p>'432 Patent: Figs. 11, 13; column 2, lines 40-42; column 3, lines 60-65.</p> <p>RCL000207-223.</p>	<p><b>Systems:</b> at 170 [Attachment 7, DEF011962-DEF011968]; <b>The CMU Design Automation System:</b> at 75-77 [Attachment 8, DEF012045-DEF012052.</p> <p><i>Extrinsic Evidence:</i></p> <p><b>Decl. Kowalski ¶¶ 69-70.</b></p> <p>Same as set forth for phrases H, I, &amp; J above.</p> <p><i>Dictionaries, Treatises, Textbooks, etc.</i></p> <p>Same as set forth for phrases H, I &amp; J above.</p> <p>V. "generating control paths for the selected integrated circuit hardware cells"--producing the necessary structural descriptions of the control paths for the selected hardware cells.</p> <p><i>Intrinsic Evidence:</i></p> <p><b>'432 patent:</b> Abstract; Figs. 1b &amp; 13-15; 1:17-37; 2:40-42; 3:59-65; 4:39-43; 4:63-65; 5:3-12; 5:30-36; 6:18-27; 11:49-51; 13:51-14:3; 16:34-65; 17:1-10 [Attachment 2, DEF012564-DEF012585]; <b>'432 patent file history:</b> April 1989 Amendment at 8 [Attachment 3, DEF011820-DEF012110]; <b>'016 patent:</b> 2:20-24 [Attachment 5, DEF017265-DEF017284].</p>

Claim Element	Rico's Construction(s) And Support For Those Construction(s)	Synopsis' & Defendants' Construction(s) And Support For Those Construction(s)
		<p><i>Extrinsic Evidence:</i>  <b>Decl. Kowalski ¶¶ 71-72.</b></p> <p><i>Dictionaries, Treatises, Textbooks, etc.:</i>  <b>IEEE Standard Dictionary</b> at 898 [signal line], [Attachment 19, DEF085344-DEF085347].</p>



# EXHIBIT 3

***An American National Standard***  
***Acknowledged as An American National Standard***  
***July 8, 1988***

**IEEE**  
**Standard Dictionary**  
**of**  
**Electrical and**  
**Electronics**  
**Terms**

**Fourth Edition**

U.S. EPA Headquarters Library  
Mail code 3201  
1200 Pennsylvania Avenue NW  
Washington DC 20460

RCL011382

CY

Library of Congress Catalog Number 88-082198

ISBN: 1-55937-000-9

© Copyright 1988

The Institute of Electrical and Electronics Engineers, Inc

*No part of this publication may be reproduced in any form,  
in an electronic retrieval system or otherwise,  
without the prior written permission of the publisher.*

November 3, 1988

SH12070

RCL011383

## compressor-stator-blade-control system

180

## computer network

- compressor-stator-blade-control system** (gas turbines). A means by which the turbine compressor stator blades are adjusted by vary the operating characteristics of the compressor. *See: speed-governing system* (gas turbines). 58
- computation.** *See: implicit computation.*
- computer (1)**(emergency and standby power analog computers). (A) A machine for carrying out calculations. (B) By extension, a machine for carrying out specified transformations on information. 512, 9
- (2)** (software). (A) A functional unit that can perform substantial computation, including numerous arithmetic operations, or logic operations without intervention by a human operator during a run. (B) A functional programmable unit that consists of one or more associated processing units and peripheral equipment, that is controlled by internally stored programs, and that can perform substantial computation, including numerous arithmetic operations or logic operations, without human intervention. *See: programs.* 434
- computer-aided design (CAD)**(computer applications). The use of computers to aid in design layout and analysis. May included modeling, analysis, simulation, or optimization of designs for production. Often used in combinations such as CAD/CAM. *See: computer-aided engineering; computer-aided manufacturing.* 571
- computer-aided engineering (CAE)**(computer applications). The use of computers to aid in engineering analysis and design. May included solution of mathematical problems, process control, numerical control, and execution of programs performing complex or repetitive calculations. *See: computer-aided design; computer-aided manufacturing.* 571
- computer-aided inspection (CAI)**(computer applications). The use of computers to inspect manufactured parts. 571
- computer-aided instruction (CAI)**(computer applications). The use of computers to present instructional material and to accept and evaluate student responses. *See: computer-based instruction.* 571
- computer-aided management (CAM)**(computer applications). The application of computers to business management activities. For example, database management, control reporting, and information retrieval. *See: decision support system; management information system.* 571
- computer-aided manufacturing (CAM)**(computer applications). The use of computers and numerical control equipment to aid in manufacturing processes. May include robotics, automation of testing, management functions, control, and product assembly. Often used in combinations such as CAD/CAM. *See: computer-aided design; computer-aided engineering.* 571
- computer-aided typesetting** (computer applications). The use of computers at any stage of the document composition process. This may involve text formatting, input from a word processing system, or computer-aided page makeup. 571
- computer-assisted tester** (test, measurement and diagnostic equipment). A test not directly programmed by a computer but which operates in association with a computer by using some arithmetic functions of the computer. 54
- computer-based instruction (CBI)**(computer applications). The use of computers to support any process involving human learning. 571
- computer code.** A machine code for a specific computer. 255, 77
- computer component** (analog computers). Any part, assembly, or subdivision of a computer, such as resistor, amplifier, power supply, or rack. 9
- computer conferencing** (computer applications). A form of teleconferencing that allows one or more users to exchange messages on a computer network. 571
- computer control** (physical process) (electric power systems). A mode of control wherein a computer, using as input the process variables, produces outputs that control the process. *See: power system.* 200
- computer-control state** (analog computers). One of several distinct and selectable conditions of the computer-control circuits. *See: balance check; hold; operate; potentiometer set; reset; static test.* 9
- computer data** (software). Data available for communication between or within computer equipment. Such data can be external (in computer-readable form) or resident within the computer equipment and can be in the form of analog or digital signals. *See: computer.* 434
- computer diagram** (analog computers). A functional drawing showing interconnections between computing elements, such interconnections being specified for the solution of a particular set of equations. *See: computer program; problem board.* 9
- computer equation** (machine equation) (analog computers). An equation derived from a mathematical model for use on a computer which is equivalent or proportional to the original equation. *See: scale factor.* 9
- computer instruction.** A machine instruction for a specific computer. 255, 77
- computer-integrated manufacturing (CIM)**(computer applications). Use of an integrated system of computer-controlled manufacturing centers. The centers may use robotics, design automation or CAD/CAM (computer-aided design/computer-aided manufacturing technologies). 571
- computer interface equipment** (surge withstand capability). A device which interconnects a protective relay system to an independent computer, for example, an analog to digital converter, a scanner, a buffer amplifier. 90
- computer-managed instruction (CMI)**(computer applications). The use of computers for management of student progress. Activities may include record keeping, progress evaluation, and lesson assignment. *See: computer-based instruction.* 571
- computer network (1)** (general). A complex consisting of two or more interconnected computing units. 255, 77

RCL011384

## floating speed

381

## fluence

axis that are essentially vertical and horizontal (perpendicular to direction of travel). *See*: feed tube.

52

**floating speed** (process control). In single-speed or multiple-speed floating control systems, the rate of change of the manipulated variable.

56

**floating zero** (numerically controlled machines). A characteristic of a numerical machine control permitting the zero reference point on an axis to be established readily at any point in the travel. *Note*: The control retains no information on the location of any previously established zeros. *See*: zero offset.

224,207

**float storage** (gyro). The sum of attitude storage and the torque command storage in a rate integrating gyro. *See*: attitude storage; torque command storage.

46

**float switch** (liquid-level switch) (industrial control). A switch in which actuation of the contacts is effected when a float reaches a predetermined level. *See*: switch.

244,206

**flood** (charge-storage tubes) (verb). To direct a large-area flow of electrons, containing no spatially distributed information, toward a storage assembly. *Note*: A large-area flow of electrons with spatially distributed information is used in image-converter tubes. *See*: charge-storage tube.

174

**floodlight** (illuminating engineering). A projector designed for lighting a scene or object to a brightness considerably greater than its surroundings. It usually is capable of being pointed in any direction and is of weatherproof construction. *Note*: The beam spread of floodlights may range from relatively narrow (10 degrees) to wide (more than 100 degrees).

167

**floodlighting** (illuminating engineering). A system designed for lighting a scene or object to a brightness greater than its surroundings. It may be for utility, advertising, or decorative purposes.

167

**flood-lubricated bearing** (rotating machinery). A bearing in which a continuous flow of lubricant is poured over the top of the bearing or journal at about normal atmospheric pressure. *See*: bearing.

63

**flood projection** (facsimile). The optical method of scanning in which the subject copy is floodlighted and the scanning spot is defined in the path of the reflected or transmitted light. *See*: scanning (facsimile).

12

**floor acceleration** (seismic qualification of Class 1E equipment for nuclear power generating stations). The acceleration of a particular building floor (or equipment mounting) resulting from the motion of a given earthquake. The maximum floor acceleration is the zero period acceleration (ZPA) of the floor response spectrum.

581

**floor bushing**. A bushing intended primarily to be operated entirely indoors in a substantially vertical position to carry a circuit through a floor or horizontal grounded barrier. Both ends must be suitable for operating in air. *See*: bushing.

348

**floor cavity ratio** (FCR) (illuminating engineering). For a cavity formed by the work-plane, the floor, and

the wall surfaces between these two planes, the FCR is computed by using the distance from the floor to the work plane ( $h$ ) as the cavity height in the equations given in the definition for cavity ratio.

167

**floor lamp** (illuminating engineering). A portable luminaire on a high stand suitable for standing on the floor.

167

**floor trap** (burglar-alarm system). A device designed to indicate an alarm condition in an electric protective circuit whenever an intruder breaks or moves a thread or conductor extending across a floor space. *See*: protective signaling.

328

**floatation fluid** (gyro, accelerometer) (inertial sensor). The fluid that suspends the float inside the instrument case. The float may be fully or partially floated within the fluid. The degree of floatation varies with temperature because the specific gravity of the fluid varies with temperature. In addition, the fluid provides damping. *See*: damping fluid.

46

**flowchart** (software). A graphical representation of the definition, analysis, or solution of a problem, in which symbols are used to represent operations, data, flow, and equipment. *See*: block diagram; data.

434

**flow diagram** (electronic computers). Graphic representation of a program or a routine.

210

**flow of control** (software). The sequence of operations performed in the execution of an algorithm. *See*: algorithm; execution.

434

**flow relay** (power switchgear). A relay that responds to a rate-of fluid flow.

103

*flow soldering. See*: dip soldering.

**flow switch** (80) (power system device function numbers). A switch which operates on given values, or on a given rate of change, of flow.

402

**fluctuating power** (rotating machinery). A phasor quantity of which the vector represents the alternating part of the power, and that rotates at a speed equal to double the angular velocity of the current. *See*: asynchronous machine.

63

**fluctuating target**. A radar target whose echo amplitude varies as a function of time. *See*: target fluctuation.

13

**fluctuation** (1) (pulse terms). Dispersion of the pulse amplitude or other magnitude parameter of the pulse waveforms in a pulse train with respect to a reference pulse amplitude or a reference magnitude. Unless otherwise specified by a mathematical adjective, peak-to-peak fluctuation is assumed. *See*: mathematical adjectives.

254

(2) (radar). *See*: target fluctuation.

13

**fluctuation loss** (radar). The apparent loss in radar detectability or measurement accuracy for a target of given average echo return power due to target fluctuation. It may be measured as the increase in required average echo return power of a fluctuating target as compared to a target of constant echo return, to achieve the same detectability or measurement accuracy.

13

*fluctuation noise. See*: random noise.

**fluence** (solar cells). The total time-integrated number of particles that cross a plane unit area from either side.


113

RCL011385

full width at tenth maximum

400

functional designation

Full width at half maximum (in this case,  $\Delta E$ ).

ence to a typical distribution curve, shown in the figure, of the measurement of the energy of the gamma rays from  $\text{Cs}^{137}$  with a scintillation counter spectrometer. The measurement is made by determining the number of gamma-ray photons detected in a prescribed interval of time, having measured energies falling within a fixed energy interval (channel width) about the values of energy (channel position) taken as argument of the distribution function. The abscissa of the curve shown is energy in megaelectronvolts (MeV) units and the ordinate is counts per given time interval per megaelectronvolt energy interval. The maximum of the distribution curve shown has an energy  $E_1$  megaelectronvolts. The height of the peak is  $A_1$  counts/100 seconds/megaelectronvolts. The full width at half maximum  $\Delta E$  is measured at a value of the ordinate equal to  $A_1/2$ . The percentage full width at half maximum is  $100 \cdot \Delta E/E_1$ . It is an indication of the width of the distribution curve, and where (as in the example cited) the gamma-ray photons are monoenergetic, it is a measure of the resolution of the detecting instrument. When the distribution curve is a Gaussian curve, the percentage full width at half maximum is related to the standard deviation  $\sigma$  by

$$100 \frac{\Delta E}{E_1} = 100 \times 2(2 \ln 2)^{1/2} \times \sigma.$$

See: scintillation counter.

117

(4) (sodium iodide detector). The full width of a gamma-ray peak distribution measured at half the maximum ordinate above the continuum.

423

full width at tenth maximum (FWTM)(X-ray energy spectrometers). Same as full width at half maximum (FWHM) except measurement is made at one tenth of the maximum ordinate rather than one half.

471

fully connected network (data communication). A network in which each node is directly connected with every other node.

12

fume-resistant (industrial control). So constructed that it will not be injured readily by exposure to the specified fume.

103, 202, 206

function (1)(microprocessor operating systems). A primitive operation on system-controlled resources. IEEE Std 855 (Trial Use) defines a collection of functions together with suitable input and output parameters.

478

(2) (test, measurement and diagnostic equipment). The action or purpose which a specific item is intended to perform or serve.

54

(3) (software). (A) A specific purpose of an entity or its characteristic action. (B) A subprogram that is invoked during the evaluation of an expression in which its name appears and that returns a value to the point of invocation. See: subprogram; subroutine.

434

functional adjectives (pulse terms) (1) linear. Pertaining to a feature whose magnitude varies as a function of time in accordance with the following relation or its equivalent:

$$m = a + bt$$

254

(2) exponential. Pertaining to a feature whose magnitude varies as a function of time in accordance with either of the following relations or their equivalents:

$$m = ae^{-bt}$$

$$m = a(1 - e^{-bt})$$

254

(3) Gaussian. Pertaining to a waveform or feature whose magnitude varies as a function of time in accordance with the following relation or its equivalent:

$$m = ae^{-b(t-c)^2} \quad b > 0$$

254

(4) trigonometric. Pertaining to a waveform or feature whose magnitude varies as a function of time in accordance with a specified trigonometric function or by a specified relationship based on trigonometric functions (for example, cosine squared).

254

functional area(s) (nuclear power generating station). Location(s) designated within the control room to which displays and controls relating to specific function(s) are assigned.

358

functional component (power switchgear). A device which performs a necessary function for the proper operation and application of a unit of equipment.

103

functional decomposition (software). A method of designing a system by breaking it down into its components in such a way that the components correspond directly to system functions and subfunctions. See: components; functions; hierarchical decomposition; system.

434

functional design (software). The specification of the working relationships among the parts of a data processing system. See: data processing system; preliminary design; specification.

434

functional designation (abbreviation) (1) (general).

RCL011386



## functional diagram

401

## function generator, curve-follower

Letters, numbers, words, or combinations thereof, used to indicate the function of an item or a circuit, or of the position or state of a control of adjustment. Compare with: letter combination, reference designation, symbol for a quantity. *See*: abbreviation.

173

(2) (electric and electronics parts and equipments). Words, abbreviations, or meaningful number or letter combinations, usually derived from the function of an item (for example: slew, yaw), used on drawings, instructional material, and equipment to identify an item in terms of its function. *Note*: A functional designation is not a reference designation nor a substitute for it.

17

functional diagram (test, measurement and diagnostic equipment). A diagram that represents the functional relationships among the parts of a system.

54

functional nomenclature (generating stations electric power system). Words or terms which define the purpose, equipment, or system for which the component is required.

381

functional requirement (software). A requirement that specifies a function that a system or system component must be capable of performing. *See*: component; function; requirement; system.

434

functional specification (software). A specification that defines the functions that a system or system component must perform. *See*: component; function; performance specification; specification; system.

434

functional test (1)(ATLAS). A sequence of tests applied to a unit under test (UUT) to establish whether it is functioning correctly.

400

(2)(evaluation of thermal capability)(thermal classification of electric equipment and electrical insulation). A means of evaluation in which an insulating material, insulation system, or electric equipment is exposed to factors of influence, which simulate or are characteristic of actual service conditions.

506

(3)(test pattern language). A test in which the cells of a memory are accessed in a specific order and at a specific rate, while data is being written into them, or read from them.

463

functional test pattern. *See*: pattern.

functional unit (1). A system element that performs a task required for the successful operation of the system. *See*: system.

209

(2) (software). An entity of hardware, software, or both capable of accomplishing a specified purpose. *See*: hardware; software.

434

function check (station control and data acquisition)-(supervisory control, data acquisition, and automatic control). A check of master and remote station equipment by exercising a predefined component or capability, (1) Analog. Monitor a reference quantity (2) Control. Control and indication from a control-check relay (3) Scan. Accomplished when control function check has been performed with all remotes (4) Poll. Accomplished when analog function is performed with all remotes (5) Logging. Accomplished when results of the control function check are logged.

403, 570

function Class-A (back-up) current-limiting fuse. A fuse capable of interrupting all currents from the rated maximum interrupting current down to the rated minimum interrupting current. *Note*: The rated minimum interrupting current for such fuses is higher than the minimum melting current that causes melting of the fusible element in one hour.

103

function Class-G (general purpose) current-limiting fuse (as applied to a high-voltage current-limiting fuse). A fuse capable of interrupting all currents from the rated maximum interrupting current down to the current that causes melting of the fusible element in one hour.

103

function code (f) (subroutines for CAMAC). The symbol *f* represents an integer which is the function code for a CAMAC action.

410

function codes (fa) (subroutines for CAMAC). The symbol *fa* represents an array of integers, each of which is the function code for a CAMAC action. The length of *fa* is given by the value of the first element of *cb* at the time the subroutine is executed. *See*: control block.

410

function, coupling (control systems). A mathematical, graphical, or tabular statement of the influence which one element or subsystem has on another element or subsystem, expressed as the effect:cause ratio of related variables or their transforms. *Note*: For a multi-terminal system described by *m* differential equations and having *m* input transforms  $R_1, \dots, R_m$  and *m* output transforms  $C_1, \dots, C_m$ , the coupling functions consist of all effect:cause ratios which can be formed from transforms bearing unlike-numbered subscripts.

56

function, describing (nonlinear element under periodic input) (control system, feedback). A transfer function based solely on the fundamental, ignoring other frequencies. *Note*: This equivalent linearization implies amplitude dependence with or without frequency dependence. *See*: control system, feedback.

56, 329

function, error transfer (closed loop) (control system, feedback). The transfer function obtained by taking the ratio of the Laplace transform of the error signal to the Laplace transform of its corresponding input signal. *See*: control system, feedback.

56, 329

function generator (1) (analog computer). A computing element whose output is a specified nonlinear function of its input or inputs. Normal usage excludes multipliers and resolvers.

9

(2) (electric power systems). A device in which a mathematical function such as  $y, f(x)$  can be stored so that for any input equal to *x*, an output equal to *f(x)* will be obtained. *See*: speed-governing system.

94

function generator, bivarient. A function generator having two input variables. *See*: electronic analog computer.

9

function generator, card set (analog computer). A diode function generator whose values are stored and set by means of a punched card and mechanical card reading device.

9

function generator, curve-follower (analog computer).

RCL011387

## required outputs

825

reserve

required outputs (software verification and validation plans). The set of items produced as a result of performing the minimum verification and validation (V&V) tasks mandated within any life-cycle phase.

511

required reserve (power operations). The system planned reserve capability needed to ensure a specified standard of service.

516

required response spectrum (RRS) (1) (seismic qualification of Class 1E equipment for nuclear power generating stations). The response spectrum issued by the user or his agent as part of his specifications for qualification or artificially created to cover future applications. The RRS constitutes a requirement to be met.

581

(2) (valve actuators). The required response spectrum issued by the user or his agent as part of his specifications for proof testing, or artificially created to cover future applications. The RRS constitutes a requirement to be met.

492

(3) (nuclear power generating stations) (seismic qualification of class 1E equipment). The response spectrum issued by the user or his agent as part of his specifications for proof testing, or artificially created to cover future applications. The RRS constitutes a requirement to be met.

28

(4) (seismic testing of relays). The response spectrum issued by the user or his agent as part of his specifications for proof testing, or artificially created to cover future applications. The RRS constitutes a requirement to be met.

392

required time (availability). The period of time during which the user requires the item to be in a condition to perform its required function.

164

requirement (software). (1) A condition or capability needed by a user to solve a problem or achieve an objective. (2) A condition or capability that must be met or possessed by a system or system component to satisfy a contract, standard, specification, or other formally imposed document. The set of all requirements forms the basis for subsequent development of the system or system component. *See:* component; document; requirements analysis; requirements phase; requirements specification; specification; system.

434

requirements analysis (software). (1) The process of studying user needs to arrive at a definition of system or software requirements. (2) The verification of system or software requirements. *See:* software requirement; system; verification.

434

requirements inspection. *See:* inspection.

requirements phase (1)(software). The period of time in the software life cycle during which the requirements for a software product, such as the functional and performance capabilities, are defined and documented.

434

(2)(software verification and validation plans). The period of time in the software life cycle during which the requirements, such as functional and performance capabilities for a software product, are defined and documented.

511

requirements specification (software). A specification that sets forth the requirements for a system or system component, for example, a software configuration item. Typically included are functional requirements, performance requirements, interface requirements, design requirements, and development standards.

434

requirements specification language (software). A formal language with special constructs and verification protocols used to specify, verify, and document requirements. *See:* document requirement; formal language; verification.

434

requirements verification. *See:* verification.

reradiation. (1) The scattering of incident radiation, or (2) the radiation of signals amplified in a radio receiver. *See:* radio receiver.

328

rerecording (electroacoustics). The process of making a recording by reproducing a recorded sound source and recording this reproduction. *See:* dubbing.

176

rerecording system (electroacoustics). An association of reproducers, mixers, amplifiers, and recorders capable of being used for combining or modifying various sound recordings to provide a final sound record. *Note:* Recording of speech, music, and sound effects may be so combined. *See:* dubbing; phonograph pick-up.

176

re-refining (insulating oil). The use of primary refining processes on used electrical insulating liquids that are suitable for further use as electrical insulating liquids. *Note:* Techniques may include a combination of distillation and acid, clay or hydrogen treating, and other physical and chemical means.

461

rering signal (telephone switching systems). A signal initiated by an operator at the calling end of an established connection to recall the operator at the called end or the customer at either end.

55

rerun point (computing systems). The location in the sequence of instructions in a computer program at which all information pertinent to the rerunning of the program is available.

255, 77, 54

reseal voltage rating (surge arrester). The maximum arrester recovery voltage permitted for a specified time following one or more unit operation(s) with discharge currents of specified magnitude and duration.

62

reserve (1) (test, measurement and diagnostic equipment). The setting aside of a specific portion of memory for a storage area.

54

(2) (electric power system) (generating stations electric power system). A qualifying term used to identify equipment and capability that is available and is in excess of that required for the load. *Note:* The reserve may be connected to the system and partially loaded or may be made available by closing switches, contactors, or circuit breakers. Reserve not in operation and requiring switching is sometimes called standby equipment.

381

(3) (power operations). *See:* customer generation reserve; electrical reserve; installed reserve; interruptible load reserve; nonspinning reserve; operating re-

RCL011388



# **EXHIBIT 4**

## **(Part 1 of 2)**



# S Ninth New Collegiate Dictionary

*A Merriam-Webster®*

MERRIAM-WEBSTER INC., *Publishers*  
Springfield, Massachusetts, U.S.A.

RCL011389



**A GENUINE MERRIAM-WEBSTER**

The name *Webster* alone is no guarantee of excellence. It is used by a number of publishers and may serve mainly to mislead an unwary buyer.

A *Merriam-Webster*® is the registered trademark you should look for when you consider the purchase of dictionaries or other fine reference books. It carries the reputation of a company that has been publishing since 1831 and is your assurance of quality and authority.

Copyright © 1987 by Merriam-Webster Inc.

Philippines Copyright 1987 by Merriam-Webster Inc.

Library of Congress Cataloging in Publication Data  
Main entry under title:

Webster's ninth new collegiate dictionary.

Based on Webster's third new international dictionary.

Includes index.

1. English language—Dictionaries. I. Merriam-Webster Inc.

PE1628.W5638 1987 423 86-23801

ISBN 0-87779-508-8

ISBN 0-87779-509-6 (indexed)

ISBN 0-87779-510-X (deluxe)

Webster's Ninth New Collegiate Dictionary principal copyright 1983

COLLEGIATE trademark Reg. U.S. Pat. Off.

All rights reserved. No part of this book covered by the copyrights hereon may be reproduced or copied in any form or by any means—graphic, electronic, or mechanical, including photocopying, taping, or information storage and retrieval systems—without written permission of the publisher.

Made in the United States of America

2526RMcN87

RCL011390









RCL011395



## 612 incurrence • independent

**in-currence** \in-'kor-ən(t)s, -'kə-rən(t)s\ *n* (1656): the act or process of incurring.

**in-curent** \-ənt, -rənt\ *adj* [L *incurrere*, *incurrere*, *pp.* of *incurrere*] (1851): giving passage to a current that flows inward.

**in-cursion** \in-'kor-zhən\ *n* [ME, fr. MF or L; MF, fr. L *incursum*, *incursus*, *pp.* of *incurrere*] (15c): 1: a hostile entrance into a territory; 2: an entering in or into (as an activity or undertaking) (his only ~ into the arts).

**in-cur-vate** \in-'kor-vāt, \in-'kor-\ *vt* -vated, -vating (1578): to cause to curve inward: **BEND** — **in-cur-vate** \in-'kor-vāt, \in-'kor-\ *adj* — **in-cur-vation** \in-'kor-vā-shən\ *n* — **in-cur-vature** \in-'kor-vā-  
chū(r)-*chōr*, -t(r)\ *n*.

**in-curve** \in-'kor-v, \in-'\ *vt* [L *incurrere*, fr. *in-* + *currere* to curve, fr. *curvus* curved — more at *curv*] (15c): to bend so as to curve inward.

**in-cus** \in-'kəs\ *n*, *pl* *in-cuses* \in-'kyūz, -'kēz, \in-'kys-dēz\ [NL, fr. L, *anvil*, fr. *incudere*] (1669): the middle of a chain of three small bones in the ear of a mammal — called also *anvil*: see *EAR* illustration.

**in-cuse** \in-'kyūz, -'kēz\ *adj* [L *incusus*, *pp.* of *incudere* to stamp, strike, fr. *in-* + *cudere* to beat — more at *HEW*] (1818): formed by stamping or punching in — used chiefly of old coins or features of their design.

**ind** \ind, \ind\ *n* (13c): 1 *archaic*: India. 2 *obs*: India.

**ind-** or **ind-** or **ind-** *comb. form* [ISV, fr. L *inducum* — more at *INDIGO*] 1: *indigo* (*indigol*). 2: resembling indigo (as in color) (*indophenol*).

**indaba** \in-'dā-bə-\ *n* [Zulu *indaba* affair] chiefly *So Afr* (1827): CONFERENCE, PARLEY.

**in-da-gate** \in-'dā-gāt, \in-'\ *vt* -gated, -gating [L *indagatus*, *pp.* of *indagare*, fr. *indago* act of enclosing, investigation, fr. OL *indu* in + *agere* to drive — more at *INDIGENOUS AGENT*] (1623): to search into: **INVESTIGATE** — **in-da-gation** \in-'dā-gā-shən\ *n* — **in-da-gator** \in-'dā-gāt-  
ər\ *n*.

**indamine** \in-'dā-mēn\ *n* [ISV] (1888): any of a series of organic bases of which the simplest has the formula  $C_9H_{11}N_3$  and which form salts that are unstable blue and green dyes.

**in-debted** \in-'det-əd\ *adj* [ME *indedt*, fr. OF *endett*, *pp.* of *endeter* to involve in debt, fr. *en-* + *dete* debt] (13c): 1: owing money. 2: owing gratitude or recognition to another: **BEHOLDEN**.

**in-debted-ness** *n* (1647): 1: the condition of being indebted. 2: something (as an amount of money) that is owed.

**in-de-cent-ry** \in-'dē-'n-sē-\ *n* (1589): 1: the quality or state of being indecent. 2: something (as a word or action) that is indecent.

**in-de-cent** \-nt\ *adj* [MF or L; MF *indecent*, fr. L *indecent*, *indecent*, fr. *in-* + *decent*, *decens* decent] (1563): not decent; esp: grossly unseemly or offensive to manners or morals. *syn* see *INDECOROUS* — **in-de-cent-ly** *adv*.

**indecent assault** *n* (1861): an immoral act or series of acts exclusive of rape committed against another person without consent.

**indecent exposure** *n* (1851): intentional exposure of part of one's body (as the genitals) in a place where such exposure is likely to be an offense against the generally accepted standards of decency.

**in-deciph-er-able** \in-'di-'sī-fə-'rə-bəl\ *adj* (1802): incapable of being deciphered.

**in-de-ci-sion** \in-'di-'sī-zhən\ *n* [F *indécision*, fr. *indécis* undecided, fr. LL *indécisus*, fr. L *in-* + *decisus*, *pp.* of *decidere* to decide] (ca. 1763): a wavering between two or more possible courses of action: **IRRESOLUTION**.

**in-de-ci-sive** \in-'di-'sī-v\ *adj* (1726): 1: not decisive: **INCONCLUSIVE**. 2: marked by or prone to indecision: **IRRESOLUTE**. 3: not clearly marked out: **INDEFINITE** — **in-de-ci-sive-ly** *adv* — **in-de-ci-sive-ness** *n*.

**in-de-clin-able** \in-'di-'klī-'nə-bəl\ *adj* [MF, fr. LL *indeclinabilis*, fr. L *in-* + *declinabilis* capable of being inflected, fr. L *declinare* to inflect — more at *DECLINE*] (14c): having no grammatical inflections.

**in-de-com-po-si-ble** \in-'dē-'kəm-'pō-'zə-bəl\ *adj* (1807): not capable of being separated into component parts or elements.

**in-de-co-rus** \in-'dē-'(ə-)rəs; \in-'di-'kōr-'əs, -'kōr-\ *adj* [L *indecorus*, fr. *in-* + *decorus* decorous] (1682): not decorous — **in-de-co-rus-ly** *adv* — **in-de-co-rus-ness** *n*.

*syn* **INDECOROUS**, **IMPROPER**, **UNSEEMLY**, **INDECENT**, **UNBECOMING**, **INDELI-CATE** mean not conforming to what is accepted as right, fitting, or in good taste. **INDECOROUS** suggests a violation of accepted standards of good manners; **IMPROPER** applies to a broader range of transgressions of rules not only of social behavior but of ethical practice or logical procedure or prescribed method; **UNSEEMLY** adds a suggestion of special inappropriateness to a situation or an offensiveness to good taste; **INDECENT** implies great unseemliness or gross offensiveness esp. in referring to sexual matters; **UNBECOMING** suggests behavior or language that does not suit one's character or status; **INDELI-CATE** implies a lack of modesty or of tact or of refined perception of feeling.

**in-de-co-rum** \in-'di-'kōr-'əm, -'kōr-\ *n* [L neut. of *indecorus*] (1575): 1: something that is indecorous. 2: lack of decorum; **IMPROPRIETY**.

**in-deed** \in-'dēd\ *adv* (14c): 1: without any question: **TRULY**, **UNDENI-ABLY** — often used interjectionally to express irony or disbelief or surprise. 2: in reality. 3: all things considered: as a matter of fact.

**in-de-fat-i-ga-ble** \in-'di-'fat-'i-gə-'bəl\ *adj* [MF, fr. L *indefatigabilis*, fr. *in-* + *defatigare* to fatigue, fr. *de-* down + *fatigare* to fatigue — more at *DE*] (1586): incapable of being fatigued: **UNTIRING** — **in-de-fat-i-ga-bil-ty** \-fat-'i-gə-'bil-ət-\ *n* — **in-de-fat-i-ga-ble-ness** \-fat-'i-gə-'bil-  
ə-nəs\ *n* — **in-de-fat-i-ga-bly** \-ble\ *adv*.

**in-de-fea-si-ble** \-fē-'zə-bəl\ *adj* (1548): not capable of being annulled or voided or undone (an ~ right) — **in-de-fea-si-bil-ty** \-fē-'zə-'bil-ət-\ *n* — **in-de-fea-si-bly** \-fē-'zə-'bil-\ *adv*.

**in-de-fec-ti-ble** \-fē-'tē-'zə-bəl\ *adj* (1659): 1: not subject to failure or decay: **LASTING**. 2: free of faults: **FLAWLESS** — **in-de-fec-ti-bil-ty** \-fē-'tē-'zə-'bil-ət-\ *n* — **in-de-fec-ti-bly** \-fē-'tē-'zə-'bil-\ *adv*.

**in-de-fen-si-ble** \-fē-'n(t)-sə-'bəl\ *adj* (1529): 1: a: incapable of being maintained as right or valid: **UNDEFENDABLE**; b: incapable of being justified or excused: **INEXCUSABLE**. 2: incapable of being protected against physical attack — **in-de-fen-si-bil-ty** \-fē-'n(t)-sə-'bil-ət-\ *n* — **in-de-fen-si-bly** \-fē-'n(t)-sə-'bil-\ *adv*.

**in-de-fin-able** \-fē-'nə-'bəl\ *adj* (1690): incapable of being precisely described or analyzed — **in-de-fin-abil-ty** \-fē-'nə-'bil-ət-\ *n* — **in-de-fin-able** *n* — **in-de-fin-able-ness** \-fē-'nə-'bil-ə-nəs\ *n* — **in-de-fin-ably** \-blē\ *adv*.

**in-de-fi-nite** \in-'del-(ə-)nət\ *adj* [L *indefinitus*, fr. *in-* + *definitus* definite] (15c): not definite; as: a: typically designating an unidentified

or not immediately identifiable person or thing (the ~ articles *a* and *an*) b: not precise: **VAGUE** c: having no exact limits d: of *flowing* organs: numerous and difficult to ascertain in number — **indefinite** *n* — **in-de-fi-nite-ly** *adv* — **in-de-fi-nite-ness** *n*.

**indefinite integral** *n* (ca. 1877): any function whose derivative is a given function.

**in-de-his-cent** \in-'di-'his-'nt\ *adj* (1832): remaining closed at maturity (~ fruits) — **in-de-his-cence** \-n(t)s\ *n*.

**in-de-li-ble** \in-'del-'ə-'bəl\ *adj* [ML *indelibilis*, alter. of L *indelebilis*, fr. *in-* + *delere* to delete] (1529): 1: that cannot be removed, washed away, or erased. 2: making marks that cannot easily be removed (an ~ pencil). 3: LASTING, UNFORGETTABLE — **in-de-li-bil-ty** \in-'del-'ə-'bil-  
ət-\ *n* — **in-de-li-bly** \in-'del-'ə-'bil-\ *adv*.

**in-de-li-cacy** \-kə-'sē-\ *n* (1712): 1: the quality or state of being inde-l-icate. 2: something that is indelicate.

**in-de-li-cate** \in-'del-'i-'kəl\ *adj* (1742): not delicate: a (1): lacking in or offending against propriety: **IMPROPER**. (2): verging on the inde-cent: **COARSE** b: marked by a lack of feeling for the sensibilities of others: **TACTLESS** *syn* see **INDECOROUS** — **in-de-li-cate-ly** *adv* — **in-de-li-cate-ness** *n*.

**in-dem-ni-fi-ca-tion** \in-'dem-nə-'fə-'kā-shən\ *n* (1732): 1 a: the action of indemnifying b: the condition of being indemnified. 2: **INDEM-NITY**.

**in-dem-ni-fy** \in-'dem-nə-'fī-\ *vt* -fied, -fying [L *indemnif* unharmed, fr. *in-* + *dammum* damage] (1611): 1: to secure against hurt, loss, or damage. 2: to make compensation to for incurred hurt, loss, or damage. *syn* see **PAY** — **in-dem-ni-fy** \-fī-'shən\ *n*.

**in-dem-ni-ty** \in-'dem-nə-'tē-\ *n*, *pl* *ties* (15c): 1 a: security against hurt, loss, or damage b: exemption from incurred penalties or liabilities. 2 a: **INDEMNIFICATION**. 2 b: something that indemnifies.

**in-de-mon-str-a-ble** \in-'di-'mān(t)-s-trə-'bəl, \in-'dem-nə-'s-trə-\ *adj* (1570): incapable of being demonstrated: not subject to proof — **in-de-mon-str-a-bly** \-blē\ *adv*.

**in-dene** \in-'dēn\ *n* [ISV, fr. *indole*] (1888): a liquid hydrocarbon  $C_9H_8$  obtained from coal tar and used esp. in making resins.

**in-dent** \in-'dent\ *vb* [ME *inden*, fr. MF *enden*, fr. OF, fr. *en-* + *dent* tooth, fr. L *dent*, *dens* — more at *TOOTH*] w (14c): 1 a: to divide (a document) so as to produce sections with irregular edges that can be matched for authentication b: to draw up (as a deed) in two or more exactly corresponding copies. 2: **INDENTURE**. 3 a: to notch the edge of: make jagged b: to cut into for the purpose of mortising or dovetailing. 4: to set (as a line of a paragraph) in from the margin. 5: to join together by or as if by mortises or dovetails. 6: *chiefly Brit* to order by an indent ~ *vi*. 1 *obs*: to make a formal or express agreement. 2: to form an indentation. 3: *chiefly Brit*: to make out an indent for something — **in-dent-er** *n* — **indent** on 1: *chiefly Brit*: to make a requisition on. 2: *chiefly Brit*: to draw on.

**in-dent** \in-'dent, \in-'\ *n* (15c): 1 a: **INDENTURE**. 1 b: a certificate issued by the U.S. at the close of the American Revolution for the principal or interest on the public debt. 2: *chiefly Brit*: an official requisition b: a purchase order for goods esp. when sent from a foreign country. 3: **INDENTION**.

**in-dent** \in-'dent\ *vt* [ME *inden*, fr. *en-* + *dent* to dent] (15c): 1: to force inward so as to form a depression. 2: to form a dent in — **in-dent-er** *n*.

**in-dent** \in-'dent, \in-'\ *n* (1596): **INDENTATION**.

**in-den-ta-tion** \in-'den-'tā-shən\ *n* (1728): 1 a: an angular cut in an edge: **NOTCH** b: a recess in a surface. 2: the action of indenting: the condition of being indented. 3: **DENT**. 4: **INDENTATION**.

**in-den-tion** \in-'den-'chən\ *n* (1763): 1 *archaic*: **INDENTATION**. 1 2 a: the action of indenting: the condition of being indented b: the blank space produced by indenting.

**in-den-ture** \in-'den-'chər\ *n* [ME *endenture*, fr. MF, fr. *en-* + *dent*] (14c): 1 a (1): a document or a section of a document that is indented (2): a formal or official document usu. executed in two or more copies (3): a contract binding one person to work for another for a given period of time — usu. used in pl. b: a formal certificate (as an inventory or voucher) prepared for purposes of control c: a document stating the terms under which a security (as a bond) is issued. 2: **INDENTATION**. 3: **INDENT**.

**in-den-ture** *vt* *in-den-tured*; *in-den-tur-ing* \-dench-(ə-)rɪŋ\ (1676): to bind (as an apprentice) by or as if by indentures.

**indentured servant** *n* (1723): a person who binds himself by indentures to work for another for a specified time esp. in return for payment of his travel expenses and maintenance.

**in-de-pen-dence** \in-'dē-'pen-'dənt(s)\ *n* (1640): 1: the quality or state of being independent. 2 *archaic*: **COMPETENCE**.

**Independence Day** *n* (1791): a civil holiday for the celebration of the anniversary of the beginnings of national independence; specif: July 4 observed as a legal holiday in the U.S. in commemoration of the adoption of the Declaration of Independence in 1776.

**in-de-pen-dency** \in-'dē-'pen-'dən-sē-\ *n* (1611): 1: **INDEPENDENCE**. 2: *cap*: the Independent polity or movement. 3: an independent political unit.

**in-de-pen-dent** \in-'dē-'pen-'dənt\ *adj* (1611): 1: not dependent: as a (1): not subject to control by others: **SELF-GOVERNING**. (2): not affiliated with a larger controlling unit b (1): not requiring or relying on something else: not contingent (an ~ conclusion). (2): not looking to others for one's opinions or for guidance in conduct (3): not bound by or committed to a political party c (1): not requiring or relying on others (as for care or livelihood) (~ of his parents). (2): being enough to free one from the necessity of working for a living (a man of ~ means). d: showing a desire for freedom (an ~ manner). e (1): not determined by or capable of being deduced or derived from or expressed in terms of members (as axioms or equations) of the set under consideration; esp: having linear independence (an ~ set of vectors). (2): having the property that the joint probability (as of events or samples) or the joint probability density function (as of random variables) equals the product of the probabilities or probability density functions of separate occurrence. 2: *cap*: of or relating to the Independent Party. 3 a: **MAIN**. 5 (the ~ clause) b: neither deductible from nor incompatible with another statement (~ postulates) *syn* see **FREE** — **in-de-pen-dent-ly** *adv*.



RCL011396

## 66 agrimony • air-conditioning

**agri-mo-ny** \ag-ro-mō-nē\ *n.*, *pl.* -nies [ME, fr. MF & L; MF *argemone*, fr. L *argemone*; MS var. of *argemone*, fr. Gk *argemōnē* (14c); a common yellow-flowered herb (genus *Agrimonia*) of the rose family having toothed leaves and fruits like burs; also: any of several similar or related plants]

**agro-comb form** [F, fr. Gk, fr. *agros* field — more at *ACRE*] 1: of or belonging to fields or soil: agricultural (*agrochemical*) 2: agricultural and (*agro-industrial*)

**agro-chem-i-cal** \ag-rō-kēm-i-kāl\ also **agri-chem-i-cal** \ag-rī-kāl\ *n.* (1956): an agricultural chemical (as an herbicide or an insecticide)

**agro-in-dus-tri-al** \ag-rō-in-dōs-trē-ā\ *adj.* (ca. 1940): of or relating to production (as of power for industry and water for irrigation) for both industrial and agricultural purposes

**agron-o-my** \ə-grō-nō-mē\ *n.* [Prob. fr. F *agronomie*, fr. *agro-* + *nomie* -*nomie*] (1814): a branch of agriculture dealing with field-crop production and soil management — **agron-om-ic** \ag-rō-nōm-ik\ also **agron-om-i-cal** \ag-rō-nōm-i-kāl\ *adj.* — **agron-om-i-cal-ly** \i-k(ə)-lē\ *adv.* — **agron-om-ist** \ə-grō-nō-mist\ *n.*

**agrou-ty** \ə-grō-ty\ *adv.* or *adj.* (1500): 1: on or onto the shore or the bottom of a body of water (a ship run ~) 2: on the ground (planes alight ~)

**ague** \ə-ɡyū\ *n.* [ME, fr. MF *ague*, fr. ML (*febris*) *acuta*, lit., sharp fever, fr. L *febris* of *acutus* sharp — more at *ACUTE*] (14c): 1: a fever (as malaria) marked by paroxysms of chills, fever, and sweating that recur at regular intervals 2: a fit of shivering: CHILL — **agu-ish** \ə-ɡyū-īsh\ *adj.*

**ai** \ā\ *interj.* [ME] (13c) — used to express delight, relief, regret, or contempt

**aha** \ā-hā\ *interj.* [ME] (14c) — used to express surprise, triumph, or derision

**ahead** \ə-ˈhed\ *adv.* or *adj.* (1596) 1: in a forward direction or position: FORWARD 2: in, into, or for the future (plan ~) 3: in or toward a more advantageous position (helped others to get ~) 4: at or to an earlier time: in advance (make payments ~)

**ahead of prep** (1748) 1: in front or advance of 2: in excess of

**ahem** \ə-ˈhēm\ *interj.* [imit.] (1763) — used esp. to attract attention

**ahim-sā** \ə-ˈhīm-sā\ *n.* [Skt *ahimsā* noninjury] (1875): the Hindu and Buddhist doctrine of refraining from harming any living being

**ahis-tor-i-cal** \ə-ˈhīs-tōr-i-kāl\, **ahis-tor-i-cal** \ə-ˈhīs-tōr-i-kāl\ *adj.* (1945): not concerned with or related to history, historical development, or tradition (the ~ attitudes of the radicals)

**ahold** \ə-ˈhōld\ *n.* [Prob. fr. the phrase *a hold*] (1872): HOLD (if you could get ~ of a representative who... would come along — Norman Mailer)

**A-ho-ri-zon** \ə-ˈhō-rī-zōn\ *n.* (1936): the uppermost dark-colored layer of a soil consisting largely of partly disintegrated organic debris

**ahoy** \ə-ˈhōi\ *interj.* [a- (as in *aha*) + *hoi*] (1751) — used in hailing (ship)

**Ahri-man** \ə-ˈrī-mān\, **ah-mān** \ə-ˈmān\ *n.* [Per, modif. of Av *ahura mānuyt* hostile spirit]: Ahura Mazda's antagonist who is a spirit of darkness and evil in Zoroastrianism

**Ahura Mazda** \ə-ˈhūr-ə-maz-dā\, **ah-hūr** \ə-ˈhūr\ *n.* [Av *Ahuramazda*, lit., wise god]: the Supreme Being represented as a deity of goodness and light in Zoroastrianism

**ai** \ā\ *n.* [Pāli or Sp. *ai*, fr. Tupi *ai*] (1693): a sloth (genus *Bradypus*) with three claws on each front foot

**Aias** \ā-ās\ *n.* [Gk]: AIAI

**alibis** \ə-ˈblīz\ *adv.* [able + -lings, -lins, -lings] chiefly, Scot (1597) — *PERHAPS*

**aid** \āid\ *vb.* [ME *eyden*, fr. MF *aider*, fr. L *adiutare*, fr. *adjuvare*, pp. of *adiuvare*, fr. *ad-* + *iuvare* to help] *w.* (15c): to provide with what is useful or necessary in achieving an end ~ *vi.* to give assistance *see* **HELP**, **aid-er** *n.*

**aid** *n.* (15c) 1: a subsidy granted to the king by the English parliament until the 18th century for an extraordinary purpose 2: a: the act of helping; b: help given: ASSISTANCE; *specif.*: tangible means of assistance (as money or supplies) 3: a: an assisting person or group — compare **AIDE** b: something by which assistance is given: an assisting device (an ~ to understanding) (a visual ~) *specif.*: HEARING AID 4: a tribute paid by a vassal to his lord

**aide** \āid\ *n.* [short for *aide-de-camp*] (1777): a person who acts as an assistant; *specif.*: a military officer acting as assistant to a superior

**aide-de-camp** \āid-dē-kāmp\, **āid** \āid\ *n.* *pl.* *aides-de-camp* \āid(z)-dē\ [F *aide de camp*, lit., camp assistant] (1670): a military aide; also: a civilian aide usu. to an executive

**aide-mémoire** \āid-mēm-wār\, *pl.* *aides-mémoires* [F, fr. *aider* to aid + *mémoire* memory] (1846) 1: an aid to the memory; *esp.*: a mnemonic device 2: a written summary or outline of important items of a proposed agreement or diplomatic communication: MEMORANDUM

**aid-man** \āid-mān\ *n.* (1944): an army medical corpsman attached to a field unit

**AIDS** \āids\ *n.* [acquired immunodeficiency syndrome] (1982): a condition of acquired immunological deficiency associated esp. with male homosexuality and intravenous drug abuse

**egrette** \ə-ˈɡret\, **ā-ˈ** \ā-ˈ\ *n.* [F, plume, egret, fr. MF — more at **BORST**] (1630): 1: a spray of feathers (as of the egret) for the head 2: a spray of gems worn on a hat or in the hair

**agui-lle** \ə-ˈɡwēl\, **ā-ˈ** \ā-ˈ\ *n.* [F, lit., needle — more at **AGLET**] (1816) 1: a sharp-pointed pinnacle of rock 2: an instrument for boring holes in stone or other masonry materials

**agui-lle** \ə-ˈɡwēl\ *n.* [F — more at **AGLET**] (1816): *AGLET*; *specif.*: a shoulder cord worn by designated military aides — compare **FOUR-FAÇON**

**ak-ki-dō** \ə-kī-dō\, **ā-kē** \ā-kē\ *n.* [Jp *akido*, fr. *ai*-match, coordinate + *ki* breath, spirit + *dō* art, way] (1963): a Japanese art of self-defense employing locks and holds and utilizing the principle of nonresistance to cause an opponent's own momentum to work against him

**ail** \āil\ *n.* [ME *ailen*, fr. OE *eglan*, akin to MLG *egelen* to annoy] *w.* (bet. 12c): to give physical or emotional pain, discomfort, or trouble to ~ *vi.* to have something the matter; *esp.*: to suffer ill health

**ail** *n.* (13c): AILMENT

**ai-lan-thus** \ā-lān(ə)-thəs\ *n.* [NL, fr. Amboinese *ai lantō*, lit., tree (of heaven)] (ca. 1807): any of a small Asian genus (*Ailanthus*) of the family

Simaroubaceae, the ailanthus family) of chiefly tropical trees and shrubs with bitter bark, pinnate leaves, and terminal panicles of ill-scented greenish flowers

**ai-le-ron** \ā-lə-rān\ *n.* [F, dim. of *aile* wing — more at **AISLE**] (1909): a movable part of an airplane wing or a movable airfoil external to the wing at the trailing edge for imparting a rolling motion and thus providing lateral control — *see* **AIRPLANE** illustration

**all-ment** \ā(ə)l-mənt\ *n.* (ca. 1706) 1: a bodily disorder or chronic disease 2: UNREST, UNEASINESS

**ai-lu-ro-phil** \i-lūr-ə-ˈfīl\, **ā-** \ā-\ *n.* [Gk *ailouros* cat] (1927): a cat fancier; a lover of cats

**ai-lu-ro-phobe** \i-lūr-ə-ˈfōb\ *n.* (1905): one who hates or fears cats

**aim** \ām\ *vb.* [ME *aimen*, fr. MF *aesmer* & *esmer*; MF *aesmer*, fr. OR fr. *a-* (fr. L *ad-*) + *esmer* to estimate, fr. L *aestimare* — more at **ESTIMATE**] *w.* (14c) 1: to direct a course; *specif.*: to point a weapon at an object 2: ASPIRE, INTEND (~s to reform the government) ~ *w.* 1 obs: GUESS CONJECTURE 2 a: POINT b: to direct to or toward a specified object or goal (a program ~ed at reducing pollution)

**aim** *n.* (14c) 1 obs: MARK, TARGET 2 a: the pointing of a weapon at a mark b: the ability to hit a target (his ~ was deadly) c: a weapon's accuracy or effectiveness 3 obs a: CONJECTURE, GUESS b: the directing of effort toward a goal 4: a clearly directed intent or purpose *syn* *see* INTENTION — **aim-less** \-ləs\ *adj.* — **aim-less-ly** *adv.* — **aim-less-ness** *n.*

**ain** \ān\ *adj.* [prob. fr. ON *eigninn*] Scot (bet. 12c): OWN

**ain't** \ānt\ [prob. contr. of *are not*] 1 a: are not b: is not c: am not 2 *subst.* a: have not b: has not

**usage** Although disapproved by many and more common in less educated speech, *ain't* is used orally in most parts of the U.S. Its use by educated people is in sense 1 esp. orally in the phrase *ain't I*. At all levels of education it is used deliberately to catch attention or to emphasize both in speech (makes me look half-witted, which I *ain't* — Sir Winston Churchill) and in writing (the wackiness of movies, one so deliciously amusing, *ain't* funny anymore — Richard Schickel) and is found frequently in a few fixed phrases and constructions (leftover *ain't* what they used to be — *Apartment Life*) (well — class it *ain't* — Cleveland Amory) (and that *ain't* hay) (you *ain't* seen nothin' yet!) It is also used for metrical reasons in popular songs (It *Ain't* Necessarily So) (*Ain't* She Sweet) (the old gray mare, she *ain't* what she used to be)

**Ainu** \i-(n)ū\ *n.*, *pl.* *Ainu* or *Ainus* [Ainu, lit., man] (1819) 1: a member of an indigenous Caucasoid people of Japan 2: the language of the Ainu people

**ai-oil** \i-(r)ō-īl\, **(ā)-** \ā-\ *n.* [Prov, fr. *ai* garlic + *oil* oil — more at **OIL**] (ca. 1900): a sauce made of crushed garlic, egg yolks, olive oil, and lemon juice and sometimes potato: garlic mayonnaise

**air** \ā(ə)r\, **ē(ə)r** \ē(ə)-\ *n.*, often *atirib* [ME, fr. MF, fr. L *aer*, fr. Gk *aēr*] (14c) 1 a *archaic*: BREATH b: the mixture of invisible odorless tasteless gases (as nitrogen and oxygen) that surrounds the earth c: a light breeze 2 a: empty space b: NOTHINGNESS (vanished into this ~) c: a sudden severance of relations (she gave him the ~) 3: COM PRESSED AIR 4 a: (1): AIRCRAFT (go by ~) (2): AVIATION (~ safety) (~ rights) (3): AIR FORCE (~ headquarters) b: the medium of transmission of radio waves; also: RADIO, TELEVISION (went on the ~) 5: public utterance (he gave ~ to his opinion) 6 a: the look, appearance, or bearing of a person esp. as expressive of some personal quality or emotion: DEMEANOR (an ~ of dignity) b: an artificial affected manner: HAUGHTINESS (to put on ~) c: outward appearance of a thing (an ~ of luxury) d: a surrounding or pervading influence: ATMOSPHERE (an ~ of mystery) 7 [prob. trans. of It *aria*] *usu.* strophic form b: the chief voice part or melody in choral music c: TUNE, MELODY 8: a football offense utilizing primarily the forward pass (behind by three touchdowns and forced to take to the ~) 9: air-conditioning system *syn* *see* POSE — **air-less** \-ləs\ *adj.* — **air-ness** *n.* — in the air: in wide circulation: ABOUT — *up* in the air: not yet settled

**air** *w.* (1530) 1: to expose to the air for drying, purifying, or refreshing 2: VENTILATE — often used with *out* 2: to expose to public view bring to public notice 3: to transmit by radio or television (~ a program) ~ *w.* 1: to become exposed to the open air 2: to become broadcast (the program ~s daily) *syn* *see* EXPRESS

**air bag** *n.* (1969): an automatically inflating bag in front of riders in an automobile to protect them from pitching forward into solid parts in case of an accident

**air base** *n.* (1915): a base of operations for military aircraft

**air bladder** *n.* (1731): a sac containing gas and esp. air; *esp.*: a hydrostatic organ present in most fishes that serves as an accessory respiratory organ

**air-boat** \ā(ə)r-bōt\, **ē(ə)-** \ē(ə)-\ *n.* (1946): a shallow-draft boat driven by an airplane propeller and steered by an airplane rudder

**air-borne** \ā(ə)r-bōrn\, **ē(ə)-** \ē(ə)-\ *adj.* (1641) 1: supported wholly by aerodynamic and aerostatic forces 2: transported by air

**air brake** *n.* (1871) 1: a brake operated by a piston driven by compressed air 2: a surface (as an aileron) that may be projected into the airstream for lowering the speed of an airplane

**air-brush** \ā(ə)r-brush\ *n.* (ca. 1889): an atomizer for applying by compressed air a fine spray (as of paint or liquid color)

**air-brush** *w.* (1938): to paint, treat, or alter with an airbrush

**air-burst** \ā(ə)r-burst\ *n.* (1917): the burst of a shell or bomb in the air

**air-bus** \ā(ə)r-bʊs\ *n.* (1945): a short-range or medium-range subsonic passenger airplane

**air chief marshal** *n.* (ca. 1919): a commissioned officer in the British force who ranks with a general in the army

**air coach** *n.* (1948): a passenger airliner offering service at less than first-class rates usu. with curtailed accommodations

**air commodore** *n.* (ca. 1919): a commissioned officer in the British force who ranks with a brigadier in the army

**air-con-di-tion** \ā(ə)r-kən-dish-ən\, **ē(ə)-** \ē(ə)-\ *w.* [back-formation fr. *conditioning*] (1933): to equip (as a building) with an apparatus washing air and controlling its humidity and temperature; also: subject (air) to these processes — **air con-di-tion-er** \ē(ə)-nər\ *n.* — **air-con-di-tion-ing** \-dīsh(ə)-mīŋ\ *n.*

**air-cool** \ā(ə)-kool\ (1899): by air without

**air-craft** \ā(ə)-kraɪt\, **ē(ə)-** \ē(ə)-\ *n.*, *pl.* *aircraft* *weight-carry* either by its own surfaces

**aircraft** *carries* planes can be

**air-cushion** \ā(ə)-kush-ən\ *vel*

**air-date** \ā(ə)-dāt\ *n.*

**air-drome** \ā(ə)-drōm\ *n.*

**air-drop** \ā(ə)-drɒp\ *n.*

**chute** from an

**air-drop** \ā(ə)-drɒp\ *n.*

**air-dry** \ā(ə)-dri\ *n.*

**moisture** is given

**Aire-dale** *terrier* river, England

**wiry, black-an**

**airer** \ā(ə)-er\, **ā-** \ā-\ *n.*

**aired** or dried

**Air Express** *ser*

**air-fare** \ā(ə)-fāre\ *n.*

**plane**

**airfield** \ā(ə)-fīld\ *n.*

**PORT**

**air-flow** \ā(ə)-flō\ *n.*

**around parts** of

**immersed in**

**air-foil** \ā(ə)-fōil\ *n.*

**blade** designed

**relative** to the

**air force** *n.* (1917)

**fare** 2: a unit

**that** a common

**air-frame** \ā(ə)-frām\ *n.*

**rocket, rocket** *veh*

**air-freight** \ā(ə)-frāit\ *n.*

**the charge** for

**air-glow** \ā(ə)-glō\ *n.*

**night**, that origi

**and** that is asso

**solar radiation**

**air gun** *n.* (ca. 17c)

**compressed** air

**pressed** air; *esp.*

**air-head** \ā(ə)-hed\ *n.*

**in hostile territo**

**bringing** in

**air hole** *n.* (15c)

**frozen** over in ice

**airing** \ā(ə)-rīŋ\ *n.*

**or freshening**

**2** *more* health or

**radio** or televisio

**air lane** *n.* (ca. 19c)

**air letter** *n.* (1920)

**that** can be folde

**outside**

**air-lift** \ā(ə)-līft\ *n.*

**passengers** by air

**airlift** *w.*

**air-line** \ā(ə)-līn\ *n.*

**equipment, router**

**air line** *n.* (1813)

**air-line** \ā(ə)-līn\ *n.*

**air lock** *n.* (1857)

**and** the working

**mediate chamber**

**temperature** 2:

**liquid** ought to cir

**air-mail** \ā(ə)-māil\ *n.*

**ing** mail by aircra

**air-man** \ā(ə)-mān\ *n.*

**aviation** technicia

**enlisted** man of

**man** ranking abov

**airman** *basic* *n.* (ca)

**force**

**airman** *first class*

**above** an airman

**airman-ship** \ā(ə)-mān-ship\ *n.*

**navigating** airman

**air marshal** *n.* (19c)

**who** ranks with

**air mass** *n.* (1893)

**miles** horizontally

**trailing** as it travel

**fluidity** as any give

**air mattress** *n.* (192c)

**Air Medal** *n.* (194c)

**ous** achievement

**air mile** *n.* (1919)

**air**

**air-mind** \ā(ə)-mīnd\ *n.*

**to** in air travel

**air-ship** \ā(ə)-ship\ *n.*

**to** or being a ship

**air-ship** \ā(ə)-ship\ *n.*

**air-spark** \ā(ə)-spārk\ *n.*

**air-spray** \ā(ə)-spray\ *n.*



RCL011398

# **EXHIBIT 4**

## **(Part 2 of 2)**

RCL011399



## 498 fulvous • funeral

however, the earliest and etymologically purest sense of the word. But since the pejorative senses continue to flourish, expressions like "fulsome praise" can be ambiguous; the reader or hearer may not be sure whether sense 1 or sense 3 is intended.

**fulvous** \fʊl-vəs, -və\ *adj* [L. *fulvus* perh. akin to L. *flavus* yellow — more at *flue*] (1664): of a dull brownish yellow: TAWNY.

**Fu Man-chu** mustache \fʊ-ˈmən-ˈtʃi\ *n* [Fu Man-chu, Chinese villain in stories by "Sax Rohmer" (A. S. Ward [1935]) (ca. 1936): a long mustache with ends that turn down to the chin]

**fu-ma-rase** \fʊ-mə-ˈrās, -rāz\ *n* (ca. 1936): an enzyme that catalyzes the interconversion (as in the Krebs cycle) of fumaric acid and malic acid or their salts

**fu-ma-rate** \fʊ-mə-ˈrāt\ *n* (1864): a salt or ester of fumaric acid

**fu-maric acid** \fʊ-mə-ˈrɪk\ *n* [ISV, fr. NL *Fumarica*, genus of herbs, fr. LL, fumitory, fr. L *fumus*] (1876): a crystalline acid C<sub>4</sub>H<sub>4</sub>O<sub>4</sub> found in various plants or made synthetically and used esp. in making resins

**fu-ma-rol** \fʊ-mə-ˈrɒl\ *n* [It *fumarola*, modif. of LL *fumarolum*, fr. L *fumarium* smoke chamber for aging wine, fr. *fumus*] (1811): a hole in a volcanic region from which hot gases and vapors issue — **fu-ma-rol-ic** \fʊ-mə-ˈrɒl-ɪk\ *adj*

**fumble** \fʊm-bəl\ *vb* **fum-bled**; **fum-bling** \-b(ə)-lɪŋ\ [prob. of Scand origin; akin to Sw *fumla* to fumble] *w* (1534) 1 *a*: to grope for or handle something clumsily or aimlessly *b*: to make awkward attempts to do or find something (*fumbled* in his pocket for a coin) *c*: to search by trial and error *d*: **BLUNDER** 2 *a*: to feel one's way or move awkwardly 3 *a*: to drop or juggle or fail to play cleanly a grounder *b*: to lose hold of a football while handling or running with it *c*: to bring about by clumsy manipulation 4 *a*: to feel or handle clumsily *b*: to deal with in a blundering way; **BUNGLE** 3 *c*: to make (one's way) in a clumsy manner 4 *a*: **DISPLAY** (< a grounder) *b*: to lose hold of (a football) while handling or running — **fum-bler** \-b(ə)-lɪər\ *n* — **fum-bling-ly** \-b(ə)-lɪŋ-lɪ\ *adv*

**fumble** *n* (1634) 1: an act or instance of fumbling 2: a fumbled ball **fume** \fʊm\ *n* [ME, fr. MF *fum*, fr. L *fumus* akin to OHG *tuomen* to be fragrant, Gk *thymas* mind, spirit] (14c) 1 *a*: a smoke, vapor, or gas esp. when irritating or offensive (engine exhaust ~) *b*: an often noxious suspension of particles in a gas (as air) 2: something (as an emotion) that impairs one's reasoning (sometimes his head gets a little hot with the ~s of patriotism — Matthew Arnold) 3: a state of excited irritation or anger — usu. used in the phrase in a *fume* — **fumy** \fʊl-mə\ *adj*

**fume** *vi* **fumed**; **fume-ing** \-ɪŋ\ 1: to expose to or treat with fumes 2: to give off in fumes (*fuming* thick black smoke) 3: to utter while in a state of excited irritation or anger *vi* 1 *a*: to emit fumes *b*: to be in a state of excited irritation or anger (he fretted and *fumed* over the delay) 2: to rise in or as if in fumes

**fumi-gant** \fʊ-mi-ˈɡənt\ *n* (1890): a substance used in fumigating **fumi-gate** \fʊ-mi-ˈɡeɪt\ *v* **-gated**; **-gat-ing** [L. *fumigatus*, pp. of *fumi-gare*, fr. *fumus* + *-gare* (akin to L. *agere* to drive) — more at *AGENT*] (1781) 1: to apply smoke, vapor, or gas to esp. for the purpose of disinfecting or of destroying pests — **fumi-gation** \fʊ-mi-ˈɡeɪ-shən\ *n* — **fumi-gator** \fʊ-mi-ˈɡeɪ-tər\ *n*

**fumi-to-ry** \fʊ-mi-ˈtɔr-ē, -tɔr-\ *n* [ME *fumeterre*, fr. MF, fr. ML *fumus terrae*, lit., smoke of the earth, fr. L *fumus* + *terrae*, gen. of *terra* earth — more at *TERRACE*] (14c): any of a genus (*Fumarica* of the family *Fumariaceae*, the fumitory family) of erect or climbing herbs; esp.: a common European herb (*F. officinalis*)

**fun** \fʊn\ *n* [E dial. *fun* to hoax, perh. alter. of ME *fonnen*, fr. *fonne* dupe] (1727) 1: what provides amusement or enjoyment; *specif*: playful often boisterous action or speech (a lively person full of ~) 2: a mood for finding or making amusement (the teasing was all in ~) 3: a: AMUSEMENT, ENJOYMENT (sickness takes all the ~ out of life) *b*: derisive jest; **SPORT**, **RIDICULE** (made him a figure of ~) 4: violent or excited activity or argument (let a snake loose in the classroom; then the ~ began)

**fun** *adj* **FUN**, **JEST**, **SPORT**, **GAME**, **PLAY** mean action or speech that provides amusement or arouses laughter. **FUN** usu. implies laughter or gaiety but may imply merely a lack of serious or ulterior purpose; **JEST** implies lack of earnestness in what is said or done and may suggest a hoaxing or teasing; **SPORT** applies esp. to the arousing of laughter against someone; **GAME** is close to **SPORT**, and often stresses mischievous or malicious fun; **PLAY** stresses the opposition to earnest without implying any element of malice or mischief.

**fun** *vi* **fumed**; **fun-ning** (1833): to indulge in banter or play; **JOKE**

**fun** *adj* (1846): providing entertainment, amusement, or enjoyment (a ~ party) (a ~ person to be with)

**fu-nam-bu-lum** \fʊ-nəm-ˈbʌp-lɪz-əm\ *n* [L. *funambulus* ropewalker, fr. *funis* rope + *ambulare* to walk] (1824) 1: tightrope walking 2: a show esp. of mental agility — **fu-nam-bu-list** \-lɪst\ *n*

**fun** and **games** *n* *pl* but *sing* or *pl* in constr (1920): light amusement: **DIS-VERSION**

**func-tion** \fʊŋ(k)-shən\ *n* [L. *function*, *functio* performance, fr. *functus*, pp. of *fungi* to perform; prob. akin to Skt *bhūṅkte* he enjoys] (1533) 1: professional or official position; **OCCUPATION** 2: the action for which a person or thing is specially fitted or used or for which a thing exists: **PURPOSE** 3: any of a group of related actions contributing to a larger action; esp.: the normal and specific contribution of a bodily part to the economy of a living organism 4: an impressive, elaborate, or formal ceremony or social gathering 5 *a*: a mathematical correspondence that assigns exactly one element of one set to each element of the same or another set *b*: a variable (as a quality, trait, or measurement) that depends on and varies with another (height is a ~ of age) 6: characteristic behavior of a chemical compound due to a particular reactive unit — **func-tion-less** \-ləs\ *adj*

**fun** *FUNCTION*, *OFFICE*, *DUTY*, *PROVINCE* mean the acts or operations expected of a person or thing. **FUNCTION** implies a definite end or purpose that the one in question serves or a particular kind of work it is intended to perform (the *function* of language is two-fold: to communicate emotion and to give information — Aldous Huxley) **OFFICE** is typically applied to the function or service expected of a person by reason of his trade or profession or his special relationship to others (they exercise the *offices* of the judge, the priest, the counselor — W.E. Gladstone) **DUTY** applies to a task or responsibility imposed by

one's occupation, rank, status, or calling (it is the judicial duty of the court, to examine the whole case — R. B. Taney) **PROVINCE** applies to a function, office, or duty that naturally or logically falls to one (nursing does not belong to a man; it is not his *province* — Jane Austen)

**func-tion** *vi* **func-tioned**; **func-tion-ing** \-sh(ə)-nɪŋ\ (1856) 1: to have a function: **SERVE** (an attributive noun ~s as an adjective) 2: to be in action: **OPERATE** (a government ~s through numerous divisions)

**func-tion-al** \fʊŋ(k)-shən-l\ *adj* (1631) 1 *a*: of, connected with, or being a function *b*: affecting physiological or psychological functions but not organic structure (< heart disease) 2: used to contribute to the development or maintenance of a larger whole (< and practical school courses); also: designed or developed chiefly from the point of view of use (< clothing) 3: performing or able to perform a regular function — **func-tion-al-ity** \fʊŋ(k)-shə-nəl-ə-tɪ\ *n* — **func-tion-al-ly** \fʊŋ(k)-shən-lɪ-, -shən-lɪ-ə\ *adv*

**func-tional** *calculus* \fʊŋ(k)-shən-l\ *n* (1933): **PREDICATE CALCULUS**

**func-tional** *group* *n* (ca. 1939): a characteristic reactive unit of a chemical compound esp. in organic chemistry

**func-tional** *illiterate* *n* (1947): a person having had some schooling but not meeting a minimum standard of literacy

**func-tional-ism** \fʊŋ(k)-shən-lɪz-əm, -shən-lɪ-z-\ *n* (1914) 1: a philosophy of design (as in architecture) holding that form should be adapted to use, material, and structure 2: a theory that stresses the interdependence of the patterns and institutions of a society and their interaction in maintaining cultural and social unity 3: a doctrine or practice that emphasizes practical utility or functional relations — **func-tional-ist** \-shən-lɪst-, -shən-lɪ-ə\ *n* — **func-tional-ist** *adj*

**func-tional** *shift* *n* (1942): the process by which a word or form comes to be used in a second or third grammatical function (the *functional shift* of "go" from verb to adjective as in "all systems are go")

**func-tion-ary** \fʊŋ(k)-shən-er-ē\ *n*, *pl* -aries (1791) 1: one who serves in a certain function 2: one holding office in a government or political party

**func-tion** *word* *n* (1940): a word (as a preposition, auxiliary verb, or conjunction) expressing primarily grammatical relationship

**func-tor** \fʊŋ(k)-tər\ *n* (1935): something that performs a function or an operation

**fund** \fʌnd\ *n* [L. *fundus* bottom, piece of landed property — more at *BOTTOM*] (1682) 1: an available quantity of material or intangible resources: **SUPPLY** 2 *a*: a sum of money or other resources whose principal or interest is set apart for a specific objective *b*: money on deposit on which checks or drafts can be drawn — usu. used in *pl.* *c*: **CAPITAL** *d* *pl*: the stock of the British national debt — usu. used with the *3* *pl*: available pecuniary resources 4: an organization administering a special fund

**fund** *vi* (1776) 1 *a*: to make provision of resources for discharging the interest or principal of *b*: to provide funds for (a science program federally ~ed) 2: to place in a fund: **ACCUMULATE** 3: to convert into a debt that is payable either at a distant date or at no definite date and that bears a fixed interest (< a floating debt)

**fun-da-ment** \fʌn-də-mənt\ *n* [ME, fr. OF *fondement*, fr. L. *fundamentum*, fr. *fundare* to found, fr. *fundus*] (13c) 1: an underlying ground, theory, or principle 2 *a*: **BUTTOCKS** *b*: **ANUS** 3: the part of a land surface that has not been altered by human activities

**fun-da-men-tal** \fʌn-də-mənt-l\ *adj* (15c) 1 *a*: serving as an original or generating source: **PRIMARY** (a discovery ~ to scientific progress) *b*: serving as a basis supporting existence or determining essential structure or function: **BASIC** 2 *a*: of or relating to essential structure, function, or facts: **RADICAL** (< change); *specif*: of or dealing with general principles rather than practical application (< science) *b*: adhering to fundamentalism 3: of, relating to, or produced by the lowest component of a complex vibration 4: of central importance: **PRINCIPAL** (< purpose) 5: belonging to one's innate or ingrained characteristics: **DEEP-ROOTED** (hard to spoil his ~ good humor) *syn* see **ESSENTIAL** — **fun-da-men-tal-ly** \-lɪ-ə\ *adv*

**fundamental** *n* (1633) 1: something fundamental; esp.: one of the minimum constituents without which a thing or a system would not be what it is 2 *a*: the principal musical tone produced by vibration (as of a string or column of air) on which a series of higher harmonics is based *b*: the root of a chord 3: the harmonic component of a complex wave that has the lowest frequency and commonly the greatest amplitude

**fun-da-men-tal-ism** \-lɪ-z-əm\ *n* (1922) 1 *a* *often cap*: a movement in 20th century Protestantism emphasizing the literally interpreted Bible as fundamental to Christian life and teaching *b*: the beliefs of this movement *c*: adherence to such beliefs 2: a movement or attitude stressing strict and literal adherence to a set of basic principles — **fun-da-men-tal-ist** \-lɪ-ə\ *n* — **fundamentalist** or **fun-da-men-tal-ist** *adj*

**fundamental** *law* *n* (ca. 1914): the organic or basic law of a political unit as distinguished from legislative acts; *specif*: **CONSTITUTION**

**fundamental** *particle* *n* (ca. 1934): **ELEMENTARY PARTICLE**

**fundamental** *tissue* *n* (1887): plant tissue other than dermal and vascular tissues that consists typically of relatively undifferentiated parenchymatous and supportive cells

**fun-dic** \fʌn-dɪk\ *adj* (1927): of or relating to a fundus **fund-raiser** \fʌn-, drā-zər\ *n* (1957) 1: a person employed to raise funds 2: a social event (as a cocktail party) held for the purpose of raising funds

**fund-raising** \-zɪŋ\ *n* (1940): the organized activity of raising funds (as for an institution or political cause)

**fun-dus** \fʌn-dəs\ *n*, *pl* *fun-di* \-dɪ-, -də\ [NL, fr. L, bottom] (1750) 1: the bottom of or part opposite the aperture of the internal surface of a hollow organ: as *a*: the greater curvature of the stomach *b*: the lower back part of the bladder *c*: the large upper end of the uterus *d*: the part of the eye opposite the pupil

**fu-neral** \fʊn-ə-ˈrəl\ *adj* [ME, fr. LL *funeralis*, fr. L. *funeris*, *funeral* (*n*); perh. akin to ON *deyja* to die — more at *DIE*] (14c) 1: of relating to, or constituting a funeral 2: **FUNERAL** 2

**funeral** *n* [ME *funerelles* (*pl*), fr. MF *funerailes* (*pl*), fr. ML *funeralis* (*pl*), fr. LL, neut. *pl* of *funeralis*, *adj*.] (1512) 1: the obsequies held for a dead person usu. before burial or cremation 2 *chiefly* *pl*

SERIES] (13c) 1 a: arid barren land; esp.: a tract incapable of supporting any considerable population without an artificial water supply b: an area of water apparently devoid of life 2 archaic: a wild uninhabited and uncultivated tract 3 a: desolate or forbidding area (lost in a ~ of doubt) — *des-ert-ly* (de-z'ert-lik) *adj*

**de-sert** (de-z'ert) *adj* (13c) 1: desolate and sparsely occupied or unoccupied (A ~ island) 2: of or relating to a desert 3 archaic: FOR-SAKEN

**de-sert** (di-'zert) *n* [ME *deserte*, fr. OF, fr. *desert*, pp. of *deservir* to deserve] (13c) 1: the quality or fact of deserving reward or punishment: 2: deserved reward or punishment — usu. used in plural (got his just ~) 3: EXCELLENCE, WORTH

**de-sert** (di-'zert) *v* [Fr *deserter*, fr. LL *desertare*, fr. *desertas*] *v* (1603) 1: to withdraw from or leave usu. without intent to return 2 a: to leave in the lurch (~ a friend in trouble) b: to abandon (military service) without leave: ~ *w*: to quit one's post, allegiance, or service without leave or justification; esp.: to absent oneself from military duty without leave and without intent to return *syn* see ABANDON — *de-sert-er* *n*

**de-sert-if-i-ca-tion** (di-'zart-to-'fo-'kə-shən) *n* [*deseri* + *-ification* (as in *sapification*)] (1974): the process of becoming arid land or desert (as from land mismanagement or climate change)

**de-ser-tion** (di-'zər-shən) *n* (1391) 1: an act of deserting; esp.: the abandonment without consent or legal justification of a person, post, or relationship and the associated duties and obligations (used for divorce on grounds of ~) 2: a state of being deserted or forsaken

**desert locust** *n* (1944): a destructive migratory locust (*Schistocerca gregaria*) of southwestern Asia and parts of northern Africa

**desert soil** *n* (ca. 1938): a soil that develops under sparse shrub vegetation in warm to cool arid climates with a light-colored surface soil usu. underlain by calcareous material and a hardpan layer

**de-serve** (di-'zɜ:v) *v* *de-serve*; *de-serving* [ME *deservēn*, fr. OF *deservir*, fr. L *deservire* to serve zealously, fr. *de-* + *servire* to serve] *v* (13c) 1: to be worthy of: MERIT (~ a another chance) ~ *vs*: to be worthy, fit, or suitable for some reward or requital (have become recognized as they ~) — T. S. Eliot — *de-serve-r* *n*

**de-serve** (di-'zɜ:v) *adj* (ca. 1552): of, relating to, or being that which one deserves (a ~ reputation) — *de-serve-ly* (di-'zɜ:v-d-lik) — *de-serve-ness* (di-'zɜ:v-d-ness) — *de-serve-ness-ly* (di-'zɜ:v-d-ness-lik) *adv*

**de-serving** (di-'zɜ:v-ŋ) *n* (14c): DESERT, MERIT (reward the proud according to their ~ — Charles Kingsley)

**deserving** *adj* (1576): MERITORIOUS, WORTHY; *specif*: meriting financial aid (scholarships for ~ students)

**de-sex** (di-'seks) *v* (1911): CASTRATE, SPAY

**de-sex-u-al-ize** (di-'seks-ə-'leɪ-zə-'leɪ-z) *v* (1894) 1 a: AO deprive of sexual characters or power 2: to divest of sexual quality

**de-sex-u-al-i-za-tion** (di-'seks-ə-'leɪ-zə-'leɪ-zə-'shən) *n*

**des-ha-bille** (des-'ə-b(ə)l, 'bil, 'be-vəl) *n*, *pl.* *des-ha-billes*

**des-ic-cate** (des-'ik-ət) *n* (1676): a drying agent (as calcium chloride)

**des-ic-cate** (des-'ik-ət) *v* *des-ic-cate*; *cast-ling* [L *desiccatus* pp. of *desiccare* to dry up, fr. *de-* + *siccare* to dry, *hi. siccus* dry — more at SACK] *v* (1575) 1: to dry up 2: to preserve (a food) by drying: DEHYDRATE 3: to drain of emotional or intellectual vitality ~ *w*: to become dried up — *des-ic-ca-tion* (des-'ik-ə-'shən) *n* — *des-ic-cative* (des-'ik-ət-iv, 'dik-ət-iv) *adj* — *des-ic-cator* (des-'ik-ət-ər) *n*

**de-sid-er-ate** (di-'sid-ər-ət, 'zid-, 'zid-) *v* *de-sid-er-ate* [L *desideratus*, pp. of *desiderare* to desire] (1645): to entertain or express a wish to have or attain: ~ *de-sid-er-a-tion* (di-'sid-ər-ə-'shən) *n*; ~ *zid-* *n* — *de-sid-er-a-tive* (di-'sid-ər-ət-iv, 'zid-ər-ət-iv) *adj*

**de-sid-er-a-tion** (di-'sid-ər-ə-'shən, 'zid-, 'zid-) *n*, *pl.* *des-ir-ə-'tə-'sh(ə)ns* [*L. neut. of desideratus*] (1652): something desired as essential

**de-sign** (di-'zain) *v* [MF *designare*, fr. L *designare*, fr. *de-* + *signare* to mark, mark out — more at SIGN] *v* (1548) 1 a: to conceive and plan in the mind (he ~ed the perfect crime) b: to have as a purpose: INTEND (he ~ed to excel in his studies) c: to devise for a particular function or end (a book ~ed primarily as a college textbook) 2 archaic: to indicate with a distinctive mark, sign, or name 3 a: to make a drawing, pattern, or sketch of b: to draw the plans for c: to create, fashion, execute, or construct according to plan; DESIGN, CONTRIVE ~ *w* 1: to conceive or execute a plan 2: to draw, lay out, or prepare a design — *de-sign-a-ble* (di-'zain-ə-b(ə)l) *adj*

**design** *n* (1588) 1 a: a particular purpose held in view by an individual or group (he has ambitious ~s for his son) b: 1: deliberate, purposive planning (battle was joined ~, more by accident than ~ — John Buchan) 2: a mental project or scheme in which means to an end are laid down 3 a: a deliberate undercover project or scheme b: PLOT b: 1: aggressive or evil intent — used with on or against (he laid ~s on the money) 4: a preliminary sketch or outline showing the main features of something to be executed: DELINEATION 5 a: an underlying scheme that governs functioning, developing, or unfolding: PATTERN, MOTIF (the general ~ of the epic) b: a plan or protocol for carrying out or accomplishing something (esp. a scientific experiment); also: the process of preparing this c: the arrangement of details or details in a product or work of art 7: a decorative pattern 8: the creative art of executing aesthetic or functional designs *syn* see INTENTION, PLAN

**des-ig-na-tate** (des-'ig-nāt-, -nət) *adj* [L *designatus*, pp. of *designare*] (1646): chosen for an office but not yet installed (ambassador ~)

**des-ig-na-tion** (des-'ig-nət-ən, -nət-ŋ) (1791) 1: to indicate and set apart for a specific purpose, office, or duty 2 a: to point out the location of (a marker designating the crest of the Woodwards) b: INDICATE (any task designated by the employer) c: to distinguish as to class (the area was ~ as that of spiritual values — J. B. Comant) d: SPECIFY, STIPULATE 3: DENOTE 4: to call by a distinctive title, term,



## 1132 special • spectrofluorometric

eminence or preference; **SPECIFIC** implies a quality or character distinguishing a kind or a species; **PARTICULAR** stresses the distinctness of something as an individual; **INDIVIDUAL** implies unequivocal reference to one of a class or group.

**special** *n* (ca. 1909) 1: something (as a television program) that is not part of a regular series. 2: one that is used for a special service or occasion (caught the commuter ~ to work).

**special assessment** *n* (1875): a specific tax levied on private property to meet the cost of public improvements that enhance the value of the property.

**special delivery** *n* (1886): expedited messenger delivery of mail matter for an extra fee.

**special district** *n* (1950): a political subdivision of a state established to provide a single public service (as water supply or sanitation) within a specific geographical area.

**special drawing rights** *n* (1967): a means of exchange used by governments to settle their international indebtedness.

**special effects** *n pl* (1944): visual or sound effects introduced into a motion picture or a taped television production during laboratory processing.

**Special Forces** *n pl* (1962): a branch of the army composed of men specially trained in guerrilla warfare.

**special handling** *n* (1928): the handling of parcel-post or fourth-class mail as first-class but not as special-delivery matter for an extra postal fee.

**special interest** *n* (1910): a person or group seeking to influence legislative or government policy to further often narrowly defined interests; *esp.*: LOBBY.

**special-ism** \ˈspesh-ə-jiz-əm\ *n* (1856) 1: specialization in an occupation or branch of learning. 2: a field of specialization: **SPECIALTY**.

**specialist** \ˈspesh-ə-ləst\ *n* (1856) 1: one who devotes himself to a special occupation or branch of learning. 2: any of four enlisted ranks in the army corresponding to the grades of corporal through sergeant first class — **SPECIALIST** or **SPECIAL-ISTIC** \ˈspesh-ə-jis-tik\ *adj*.

**special-ity** \ˈspesh-ē-əl-ē-tē\ *n pl* -ties (15c) 1: a special mark or quality. 2: a special object or class of objects. 3: a special aptitude or skill. *b*: a particular occupation or branch of learning.

**special-ization** \ˈspesh-ə-lə-zā-shən\ *n* (1843) 1: a making or becoming specialized. 2: a: structural adaptation of a body part to a particular function or of an organism for life in a particular environment. *b*: a body part or an organism adapted by specialization.

**special-ize** \ˈspesh-ə-līz\ *vb* -ized; -izing *v* (1613) 1: to make particular mention of: **PARTICULARIZE**. 2: to apply or direct to a specific end or use (*specialized his study*). *~w* 1: to concentrate one's efforts in a special activity or field. 2: to undergo specialization; *esp.*: to change adaptively (the sloth became highly specialized in the course of evolution).

**specialized** *adj* (1853) 1: designed or fitted for one particular purpose or occupation (*~ personnel*). 2: characterized by or exhibiting biological specialization; *esp.*: highly differentiated *esp.* in a particular direction or for a particular end.

**special jury** *n* (1750): a jury chosen by the court on request from a list of better educated or presumably more intelligent prospective jurors for a case involving complicated issues of fact or serious felonies — called also *blue-ribbon jury*.

**special pleading** *n* (1684) 1: the allegation of special or new matter to offset the effect of matter pleaded by the opposite side and admitted, as distinguished from a direct denial of the matter pleaded. 2: misleading argument that presents one point or phase as if it covered the entire question at issue.

**special theory of relativity** (1924): **RELATIVITY** 3a.

**special-ty** \ˈspesh-əl-tē\ *n pl* -ties [ME *specialite*, fr. MF *specialité*, fr. LL *specialitas*, fr. L *specialis* special] (14c) 1: a distinctive mark or quality. 2: a special object or class of objects; *as* (1): a legal agreement embodied in a sealed instrument. (2): a product of a special kind or of special excellence (fried chicken was father's ~). *b*: the state of being special, distinctive, or peculiar. 3: something in which one specializes.

**special-ization** \ˈspesh-ə-lā-shən\ *n* (ca. 1900): the process of biological species formation — **SPECIAL-IZE** \ˈspesh-ə-līz\ *v* — **SPECIAL-IZATIONAL** \ˈspesh-ə-lā-shən-l\ *adj*.

**specie** \ˈspesh-ē\ *n* [fr. *in specie*, fr. L, in kind] (1617) money in coin — *in specie*: in the same or like form or kind (ready to return insult *in specie*); *also*: in coin.

**specie-n** [back-formation fr. *species* (taken as a pl.)] *substnd* (1711) 1: SPECIES.

**species** \ˈspesh-ēz\ *n pl* species [L, appearance, kind, species — more at *SPY*] (1551) 1: a: a class of individuals having common attributes and designated by a common name; *specif*: a logical division of a genus or more comprehensive class. *b*: KIND, SORT. *c*: the human race: human beings — often used with the (survival of the ~ in the nuclear age). *d* (1): a category of biological classification ranking immediately below the genus or subgenus, comprising related organisms or populations potentially capable of interbreeding, and being designated by a binomial that consists of the name of a genus followed by a Latin or latinized uncapitalized noun or adjective agreeing grammatically with the genus name. (2): an individual or kind belonging to a biological species. *e*: a particular kind of atomic nucleus, atom, molecule, or ion. 2: the consecrated eucharistic elements of the Roman Catholic or Eastern Orthodox Eucharist. 3: a: a mental image; *also*: a sensible object. *b*: an object of thought correlative with a natural object.

**species** *adj* (1899): belonging to a biological species as distinguished from a horticultural variety (*a ~ rose*).

**species-ism** \ˈspesh-ēz-iz-əm, -sēz\ *n* [species + -ism (as in racism)] (1973): prejudice or discrimination based on species; *esp.*: discrimination against animals.

**specific** \ˈspi-sif-ik\ *adj* [LL *specificus*, fr. L *species*] (1631) 1: a: constituting or falling into a specifiable category. *b*: sharing or being those properties of something that allow it to be referred to a particular category. 2: a: restricted to a particular individual, situation, relation, or effect (a disease ~ to horses). *b*: exerting a distinctive influence (as on a body part or a disease) (*~ antibodies*). 3: free from ambiguity: ACCURATE (*a ~ statement of faith*). 4: of, relating

to, or constituting a species and *esp.* a biologic species. 5: a: being any of various arbitrary physical constants and *esp.* one relating a quantitative attribute to unit mass, volume, or area. *b*: imposed at a fixed rate per unit (as of weight or count) (*~ import duties*). — compare *AD VALOREM*. *syn* see **SPECIAL EXPLICIT** — **specifically** \-l-ē\ *adv*.

**specific** *n* (1661) 1: a: something peculiarly adapted to a purpose or use. *b*: a drug or remedy having a specific mitigating effect on a disease. 2: a: a characteristic quality or trait. *b*: DETAILS, PARTICULARS — *usu.* used in pl. (haggling over the legal and financial ~s of independence — *Time*). *c pl*: SPECIFICATION 2a.

**specifi-cation** \ˈspes-ə-fī-kā-shən\ *n* (1615) 1: the act or process of specifying. 2: a: a detailed precise presentation of something or of a plan or proposal for something — *usu.* used in pl. *b*: a statement of legal particulars (as of charges or of contract terms); *also*: a single item of such statement. *c*: a written description of an invention for which a patent is sought.

**specific epithet** *n* (1947): the Latin or latinized noun or adjective that follows the genus name in a taxonomic binomial.

**specific gravity** *n* (1666): the ratio of the density of a substance to the density of some substance (as pure water or hydrogen) taken as a standard when both densities are obtained by weighing in air.

**specific heat** *n* (1832) 1: the ratio of the quantity of heat required to raise the temperature of a body one degree to that required to raise the temperature of an equal mass of water one degree. 2: the heat in calories required to raise the temperature of one gram of a substance one degree centigrade.

**specific impulse** *n* (1947): the thrust produced per unit rate of consumption of the propellant that is *usu.* expressed in pounds of thrust per pound of propellant used per second and that is a measure of the efficiency of a rocket engine.

**specificity** \ˈspes-ə-fī-ē-tē\ *n* (1876): the quality or condition of being specific; *as* a: the condition of being peculiar to a particular individual or group of organisms (host ~ of a parasite). *b*: the condition of participating in or catalyzing only one or a few chemical reactions (the ~ of an enzyme).

**specific performance** *n* (1873) 1: the performance of a legal contract strictly or substantially according to its terms. 2: an equitable remedy enjoining specific performance.

**speci-fy** \ˈspes-ə-fī\ *vi* -fied; -fying [ME *specifien*, fr. MF *specifier*, fr. LL *specificare*, fr. *specificus*] (14c) 1: to name or state explicitly or in detail. 2: to include as an item in a specification — **specifi-able** \-fī-ə-bəl\ *adj* — **speci-fier** \-fī-ə\ *n*.

**speci-men** \ˈspes-ə-mən\ *n* [L, fr. *specere* to look at, look — more at *SPY*] (1610) 1: an item or part typical of a group or whole. 2: a: something that obviously belongs to a particular category but is noticed by reason of an individual distinguishing characteristic. *b*: PERSON, INDIVIDUAL (he's a tough ~). *syn* see **INSTANCE**.

**speci-ous-ly** \ˈspesh-ē-ē-ē\ *adv* (1608): the quality or state of being specious: SPECIOUSNESS.

**speci-ous** \ˈspesh-ē\ *adj* [ME, fr. L *speciosus* beautiful, plausible, fr. *species*] (15c) 1: *obs*: SHOWY. 2: having deceptive attraction or allure. 3: having a false look of truth or genuineness: SOPHISTIC — **speci-ously** *adv* — **speci-ous-ness** *n*.

**speck** \ˈspek\ *n* [ME *specke*, fr. OE *specca*] (bef. 12c) 1: a small discoloration or spot *esp.* from stain or decay. 2: a very small amount. 3: something marked or marred with specks — **specked** \ˈspekt\ *adj*.

**speck** *v* (1580): to produce specks on or in.

**speck-le** \ˈspek-əl\ *n* [ME; akin to OE *speccan*] (15c): a little speck (as of color).

**speckle** *v* **speck-les**; **speck-ling** \-ə-lɪŋ\ (ca. 1570) 1: to mark with speckles. 2: to be distributed in or on like speckles.

**speckled perch** *n* (1888): BLACK CRAPPIE.

**speckled trout** *n* (1805) 1: BROOK TROUT. 2: SPOTTED SEA TROUT.

**speck** \ˈspek\ *n pl* [contr. of *speckles*] (1807): EYEGLASSES.

**speck** *n pl* [by contr.] (1942): SPECIFICATIONS.

**spec-ta-cle** \ˈspek-tī-kəl\ *also* \-tīk-əl\ *n* [ME, fr. MF, fr. L *spectaculum*, fr. *speciare* to watch, fr. *spectus*, pp. of *specere* to look, look at — more at *SPY*] (14c) 1: a: something exhibited to view as unusual, notable, or entertaining; *esp.* an eye-catching or dramatic public display. *b*: an object of curiosity or contempt (made a ~ of herself). 2: *pl*: GLASSES. 3: something (as natural markings on an animal) suggesting a pair of glasses.

**spec-tacled** \-tī-kəld, -tīk-əld\ *adj* (1607) 1: having or wearing spectacles. 2: having markings suggesting a pair of spectacles (*a ~ alligator*).

**spec-ta-cu-lar** \ˈspek-tak-yə-lər, -spək-əl\ *adj* [L *spectaculum*] (1682): of, relating to, or constituting a spectacle: STRIKING, SENSATIONAL (*a ~ display of fireworks*) — **spec-ta-cu-lar-ly** *adv*.

**specta-cu-lar** *n* (1890): something that is spectacular.

**specta-tor** \ˈspek-tā-tər, -spək-tər\ *n* [back-formation fr. *spectator*] (1709): to be present as a spectator (as at a sports event).

**spect-a-tor** \ˈspek-tā-tər, -spək-tər\ *n* [L, fr. *spectatus*, pp. of *specare* to watch] (1586): one who looks on or watches — **spectator** *adj*.

**specter** or **spec-tre** \ˈspek-tər\ *n* [F *spectre*, fr. L *spectrum* appearance, specter, fr. *specere* to look, look at — more at *SPY*] (1605) 1: a visible disembodied spirit: GHOST. 2: something that haunts or perturbs the mind: PHANTASM (the ~ of hunger).

**speci-no-my-cin** \ˈspek-tə-nō-mīs-ēn\ *n* [NL, fr. *spectabilis* + -in + -mycin] (ca. 1964): a white crystalline broad-spectrum antibiotic C<sub>18</sub>H<sub>24</sub>N<sub>2</sub>O<sub>6</sub> produced by a bacterium (*Streptomyces spectabilis*) that is used clinically *esp.* in the form of its hydrochloride to treat gonorrhea.

**spect-ral** \ˈspek-trəl\ *adj* (1815) 1: of, relating to, or suggesting a specter: GHOSTLY. 2: of, relating to, or made by a spectrum — **spect-rally** \ˈspek-trəl-ē\ *adv*.

**spectral line** *n* (1902): one of a series of linear images of the narrow slit of a spectrograph or similar instrument corresponding to a component of the spectrum of the radiation emitted by a particular source.

**spectro-comb form** [NL *spectrum*]: spectrum (spectroscope).

**spectro-flu-o-rom-e-ter** \ˈspek-tro-flū-ō-rəm-ē-tər\ *also* **spectro-flu-o-rim-e-ter** \-rīm-ē-tər\ *n* [spectr- + fluorometer] (1962): a device for measuring and recording fluorescence spectra — **spectro-flu-o-ro-metric**



**630 inter- • interestedly**

highways by a system of separate levels that permit traffic to pass from, one to another without the crossing of traffic streams

**in-ter-change-able** \intnt-ər-ˈtʃʌŋ-ɪ-bəl/ *adj* (14c) : capable of being interchanged; esp : permitting mutual substitution (~ parts) — **in-ter-change-ability** \-ˈtʃʌŋ-ɪ-bəl-ə-ti/ *n* — **in-ter-change-able-ness** \-ˈtʃʌŋ-ɪ-bəl-nəs/ *n* — **in-ter-change-ably** \-bly/ *adv*

**in-ter-col-le-giate** \intnt-ər-ˈkɒl-ɪ-ʃ-ˌɡ-ət/ *adj* (1873) : existing, carried on, or participating in activities between colleges (~ athletics)

**in-ter-co-lum-ni-a-tion** \intnt-ər-ˈkɒl-əm-ni-ˈeɪ-ʃən/ *n* [L *intercolumnium* : the clear space between the columns of a series 2 : the system of spacing of the columns of a colonnade]

**in-ter-com-mu-ni-ca-tion** \intnt-ər-ˈkɒm-nyu-ni-ˈkeɪ-ʃən/ *n* (1586) 1 : to exchange communication with another 2 : to afford passage from one to another — **in-ter-com-mu-ni-ca-tion** \-nyu-ni-ˈkeɪ-ʃən/ *n* **intercommunication system** *n* (1911) : a two-way communication system with microphone and loudspeaker at each station for localized use

**in-ter-com-mu-ni-on** \intnt-ər-ˈkɒl-nyu-ni-ʃən/ *n* (1921) : interdenominational participation in communion

**in-ter-con-nect** \intnt-ər-ˈkɒ-ˈnekt/ *v* (1865) : to connect with one another ~ *vi* : to be or become mutually connected — **in-ter-con-nection** \-ˈnek-ʃən/ *n*

**in-ter-con-nect-ed** *adj* (1865) 1 : mutually joined or related (~ highways) (~ political issues) 2 : having internal connections between the parts or elements (a complex and ~ society) — **in-ter-con-nect-ed-ness** *n*

**in-ter-con-ti-nen-tal** \intnt-ər-ˈkɒnt-n-ˈent-ʃəl/ *adj* (ca. 1855) 1 : extending among continents or carried on between continents 2 : capable of traveling between continents (~ ballistic missile)

**in-ter-con-vert-sion** \intnt-ər-ˈkɒn-vər-ʃən-, -ʃi-ʃən/ *n* (1865) : mutual conversion (~ of chemical compounds) — **in-ter-con-vert** \-vɜrt/ *v* — **in-ter-con-vert-ibil-ity** \-vɜrt-ə-ˈbil-ə-ti/ *n* — **in-ter-con-vert-ible** \-vɜrt-ə-bəl/ *adj*

**in-ter-cool-er** \intnt-ər-ˈku-lər/ *n* (1899) : a device for cooling a fluid (as air) between successive heat-generating processes

**in-ter-cos-tal** \intnt-ər-ˈkɒst-əl/ *adj* [NL *intercostalis*, fr. L *inter-* + *costa* rib — more at **COST**] (1597) : situated or extending between the ribs (~ spaces) (~ muscles) — **intercostal** *n*

**in-ter-course** \intnt-ər-ˈkɒr-sɪs-, -kɒr-sɪz/ *n* [ME *intercourse*, prob. fr. MF *entrecours*, fr. ML *intercursum*, fr. L, act of running between, fr. *intercursum*, pp. of *intercurrere* to run between, fr. *inter-* + *currere* to run — more at **CURRENT**] (15c) 1 : connection or dealings between persons or groups 2 : exchange esp. of thoughts or feelings : **COMMUNION** 3 : physical sexual contact between individuals that involves the genitalia of at least one person (heterosexual ~) (anal ~) (oral ~); esp : **SEXUAL INTERCOURSE** 1

**in-ter-crop** \intnt-ər-ˈkrɒp-, ˈint-ər-/ *v* (1898) : to grow a crop in between (another) ~ *vi* : to grow two or more crops simultaneously (as in alternate rows) on the same plot — **in-ter-crop** \intnt-ər-ˈkrɒp/ *n*

**in-ter-cross** \intnt-ər-ˈkrɒs/ *vb* (1711) : **CROSS**

**in-ter-cross** \intnt-ər-ˈkrɒs/ *n* (1859) : an instance or a product of cross-breeding

**in-ter-cu-rrent** \intnt-ər-ˈkɜr-ənt-, ˈkɒ-rənt/ *adj* [L *intercurrent*, *intercurrens*, pp. of *intercurrere*] (1611) : occurring during and modifying the course of another disease (an ~ infection)

**in-ter-cut** \intnt-ər-ˈkʌt/ *v* (1938) 1 : to insert (a contrasting camera shot) into a take by cutting 2 : to insert a contrasting camera shot into (a take) by cutting ~ *vi* : to alternate contrasting camera shots by cutting

**in-ter-de-nom-i-na-ti-on-al** \intnt-ər-di-nəm-ə-ˈnā-ʃənəl-, -ʃi-ʃən-/ *adj* (1893) : involving or occurring between different denominations — **in-ter-de-nom-i-na-ti-on-al-ly** \-ˈnā-ʃən-əl-ly/ *adv*

**in-ter-den-tal** \intnt-ər-ˈden-təl/ *adj* (1874) 1 : situated or intended for use between the teeth 2 : formed with the tip of the tongue between the upper and lower front teeth — **in-ter-den-tal-ly** \-ˈtəl-ly/ *adv*

**in-ter-de-part-men-tal** \intnt-ər-di-pɑrt-ˈment-ʃəl-, -dɛ-/ *adj* (1895) : carried on between or involving departments (as of an educational institution) — **in-ter-de-part-men-tal-ly** \-ˈtəl-ly/ *adv*

**in-ter-dict** \intnt-ər-ˈdɪkt/ *n* [ME *intredict*, fr. OF, fr. L *interdictum* prohibition, praetorian interdict, fr. neut. of *interdicere*, pp. of *interdicere* to interdict, forbid, fr. *inter-* + *dicere* to say — more at **DICTION**] (13c) 1 : a Roman Catholic ecclesiastical censure withdrawing most sacraments and Christian burial from a person or district 2 : a prohibitory decree : **PROHIBITION**

**in-ter-dict** \intnt-ər-ˈdɪkt/ *v* (13c) 1 : to lay under or prohibit by an interdict 2 : to forbid in a usu. formal or authoritative manner 3 : to destroy, cut, or damage (as an enemy line of supply) by firepower to stop or hamper an enemy *syn* **see** **FORBID** — **in-ter-dic-tion** \-dɪk-ʃən/ *n* — **in-ter-dic-tive** \-dɪk-tɪv/ *adj* — **in-ter-dic-tor** \-tɜr-/ *n* — **in-ter-dic-tor-y** \-tɜr-ri/ *adj*

**in-ter-di-fuse** \intnt-ər-di-ˈyʊz/ *v* (ca. 1860) : to diffuse and mix freely so as to approach a homogeneous mixture — **in-ter-di-fu-sion** \-yʊz-ʃən/ *n*

**in-ter-dig-it-ate** \-dɪ-ʒ-ə-tāt/ *vi* -tated-, -tating/ **inter-** + L *digitus* finger — more at **TOE** (1847) : to become interlocked like the fingers of folded hands — **in-ter-di-gi-ta-tion** \-dɪ-ʒ-ə-ˈtā-ʃən/ *n*

**in-ter-dis-ci-pli-nary** \-dis-ə-ˈplɪ-nər-ē/ *adj* (1937) : involving two or more academic, scientific, or artistic disciplines

**in-ter-est** \intnt-ər-ˈrest-, ˈint-ər-ˈrest-, ˈrɒst-, ˈint-ər-ˈtrɛst/ *n* [ME, prob. alter. of earlier *interesse*, fr. AP & ML; AP, fr. ML, fr. L, to be between, make a difference, concern, fr. *inter-* + *esse* to be — more at **TOE**] (15c) 1 a (1) : right, title, or legal share in something (2) : participation in advantage and responsibility b : **BUSINESS**, **COMMERCE** 2 a : a charge for borrowed money generally a percentage of the amount borrowed b : an excess above what is due 3 : **ADVANTAGE**, **INTEREST**; also : **SELF-INTEREST** 4 : **SPECIAL INTEREST** 5 a : a feeling that accompanies or causes special attention to an object or class of objects : **CURIOUS** b : something that arouses such attention c : a quality in a thing that arouses interest

**in-ter-est** *vt* (1608) 1 : to induce or persuade to participate or engage 2 : to engage the attention or arouse the interest of

**in-ter-est-ed** *adj* (1665) 1 : having the attention engaged (~ listeners) 2 : being affected or involved (~ parties) — **in-ter-est-ed-ly** *adv*

inter-  
ing-  
les-  
te-  
tate  
boun  
plac  
with  
vers,  
whic  
faci-  
chin-  
beco  
religi-  
ter-  
one c  
more  
; con  
\$; o  
recip  
— us  
der-  
fering  
effect  
or va  
city, c  
in spe  
of oil  
where  
drays  
on  
revio  
n-fial  
ter-f  
made  
der f  
struc  
eterm  
oe, an  
n-e-tr  
ter-fe  
at-st.  
roduc  
st of  
that  
der-  
fill-  
in wi  
n-flu  
L 18'  
n-fus  
ectio  
wee  
o cor  
ers :  
g-ap  
re-g  
n-fia  
lital  
c  
gov  
arvin  
g-a-  
ndu-  
nal,  
g-gr  
ster i  
g-gr  
gro-  
the  
hem  
ing c  
TER-  
ion a  
lon-d

r-er  
of c  
y of  
meth  
orde  
or n  
oun  
part  
of .  
the  
an  
gle:  
me  
in







1: a musical instrument of wire for use as an obstacle —

[It, dim. of concerto] (1800) 2: a short concerto (1883): to perform pro-

on-cert-meister \-mi-stər- meister master] (1876): the id by custom usu. the asso-

pl-ti \-(\) or -tos [It, fr. more soloists and orchestra]

certi gros-si \-(\) sɛ [It, lit. ral composition featuring a with the full orchestra] PITCH 2: a high state of

1. concession- /con-cessi- /c) 1: the act or an in- point claimed in argu- VLEDGMENT. ADMISSION 2: a right to undertake ase of a portion of premises leased or the activities as- -(\) adj — con-ces-sion-ary

n [F concessionnaire, of a concession; esp: a tional center] 1): CONCESSIONAIRE denoting concession (a ~ n — con-ces-sively adv. kanks, kōnks) or coach- fr. Gk konché; akin to Stomachus and Cassis); ab: a native or resident of the koncho- fr. konché] : shol

It & L; It conca semidome, a: the plain semidome of ke a shell; esp: the largest conchal \-kəl/ adj nchoelds like a mussel, f. shells shaped like the inside -(\) adv a branch of zoology that con-cho-l-o-gist \-jəst/ n yezh(-əz) [F, modif. d. l. e] (1647) 1: a resident in serves as doorkeeper, land- su. multilingual hotel staff and mail, makes reserve

uncil] (1677): of, relating ly [L conciliatus, pp. of con- illium assembly, council- goodwill] by pleasing as- PPEASE ~ vi: to become -cil-lia-tion \-sil-ē-ā-shən on-cil-i-a-tor \-at-ər n — \-ad cinillas fr. concinnus skill- ance of design esp. of lile to each other -cincide to cut up, fr. con- mallet, Arm xit] to pnd n or statement: free from cut short: BRIEF — con-

MARY. PITHY. COMPENDIOUS 1. CONCISE suggests the otive; TERSE implies pointed possible compression; g rude, indifferent, or m- main points with no ab- SUCCINCT or TERSE h- ance; COMPENDIOUS appl- f and concise in treatment- tion-, concisio, fr. concisus 2: the quality or state of

: MF, fr. ML, fr. L, room — more at CLAVICLE] (159 sp: a meeting of Roman ile choosing a pope 2:

ding [ME conclude, fr. L claudere to shut — more ASE 2: to bring to an ec- tion (~ a meeting with any end by reasoning; her argument was sound- uded he would wait a lit- EFFECT (~ a sale) 4: l: END 2: a: to form; agreement SYN see close

conclusion \kən-klū-zhən/ n [ME, fr. MF, fr. L conclusio-, conclusio, fr. conclusus, pp. of concludere] (14c) 1: a reasoned judgment 2: the necessary consequence of two or more proposi- tions taken as premises; esp: the inferred proposition of a syllogism 2 the last part of something; as a: RESULT, OUTCOME b pl: trial of strength or skill — used in the phrase try conclusions c: a final sum- mation d: the final decision in a law case e: the final part of a pleading in law 3: an act or instance of concluding

con-clu-sive \-klū-siv-, ziv-ədv/ (1612) 1: of or relating to a conclusion 2: putting an end to debate or question esp: by reason of irrefutability — con-clu-sive-ly adv — con-clu-sive-ness n

con-clus-ive \-klū-siv-, ziv-ədv/ (1612) 1: of or relating to a conclusion 2: putting an end to debate or question esp: by reason of irrefutability — con-clu-sive-ly adv — con-clu-sive-ness n

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-com-pan-ment \-kən-kəm-pən-mənt/ n (1535): ACCOMPANIMENT; esp: a conjunction that is regular and is marked by correlative varia- tion of accompanying elements

con-cu-pis-cence \kən-kyū-pis-əns(ə), kən-/ n [ME, fr. MF, fr. LL concupiscentia, fr. L concupiscere, concupiscere, pp. of concupiscere to desire ardently, fr. com- + cupere to desire — more at COVET] (14c) 1: strong desire; esp: sexual desire — con-cu-pis-cent \-sənt/ adj con-cu-pis-cible \-kyū-pis-ə-bəl/ adj [ME, fr. MF or LL; MF, fr. LL concupiscibilis, fr. L concupiscere] (14c): LUSTFUL, DESIROUS con-cur \kən-kər, kən-/ v [con-curred; con-curring] [ME concurren, fr. L concurrere, fr. com- + currere to run — more at CAR] (15c) 1: to act together to a common end or single effect 2: a: APPROVE (~ in a statement) b: to express agreement (~ with an opinion) 3: obs: to come together 4: to happen together; COINCIDE SYN see AGREE

con-currence \-kər-ən(t)s, -kə-rən(t)s/ n (15c) 1: a: agreement or union in action; COOPERATION b (1): agreement in opinion or design (2): CONSENT 2: a coming together; CONJUNCTION 3: a coincidence of equal powers in law

con-curren-t \-kər-ənt-, -kə-rənt/ adj [ME, fr. MF & L; MF, fr. L concurrere, concurren, pp. of concurrere] (14c) 1: operating or occurring at the same time 2: a: CONVERGENT; specif: meeting or intersecting in a point b: running parallel 3: acting in conjunction 4: exercised over the same matter or area by two different authorities (~ jurisdiction) — concurrent n — concurrently adv

con-current resolution n (1802): a resolution passed by both houses of a legislative body that lacks the force of law con-cuss \kən-koʊs/ v [L concussus, pp.] (1597): to affect with or as if with concussion

con-cus-sion \kən-kəʃ-ən/ n [MF or L; MF, fr. L concussio-, concussio, fr. concussus, pp. of concutere to shake violently, fr. com- + quatere to shake] (15c) 1: AGITATION, SHAKING 2: a hard blow or collision b: a stunning, damaging, or shattering effect from a hard blow; esp: a jarring injury of the brain resulting in disturbance of cerebral function — concussive \-kə-siv/ adj

con-demn \kən-dem/ v [ME condemnere, fr. MF condemnare, fr. L condemnare, fr. com- + damnare to condemn — more at DAMN] (14c) 1: to declare to be reprehensible, wrong, or evil usu. after weighing evidence and without reservation 2: a: to pronounce guilty; CONVICT b: SENTENCE TO DOOM 3: to adjudge unfit for use or consumption 4: to declare convertible to public use under the right of eminent domain SYN see CRITICIZE — con-demn-a-ble \-dem-(ə)-bəl/ adj — con-dem-na-tory \-nə-tōr-ē-, -tōr-/ adj — con-dem-er \-dem-ər/ or con-dem-or \kən-dem-ər/ n — con-dem-no(r) \kən-dem-/ n — con-dem-na-tion \kən-dem-ə-nā-shən, -dəm-/ n (14c) 1: CENSURE, BLAME 2: the act of judicially condemning 3: the state of being condemned 4: a reason for condemning

con-den-sate \kən-dən-sāt-, den-/ n — con-den-tation \kən-dən-tā-shən, -dən-/ n (ca. 1885): a product of condensation; esp: a liquid obtained by condensation of a gas or vapor (steam)

con-den-sa-tion \kən-dən-sā-shən, -dən-/ n (1603) 1: the act or process of condensing; as: a: a chemical reaction involving union between molecules of a simple molecule with elimination of a simple molecule (as water) to form a new more complex compound of often greater molecular weight b: a reduction to a denser form (as from steam to water) c: compression of a written or spoken work into more concise form 2: the quality or state of being condensed 3: a product of condensing; esp: an abridgment of a literary work — con-den-sa-tion-al \-shən-/ adj

con-dense \kən-dens(ə), -dens-/ v [ME condensare, fr. MF condensare, fr. L condensare, fr. com- + densare to make dense, fr. densus dense] (15c) 1: to make denser or more compact; esp: to subject to condensation ~ vi: to undergo condensation — SYN see CONTRACT — con-dens-a-ble also con-dens-ible \-den-(ə)-bəl/ adj

con-densed adj (15c): reduced to a more compact form; esp: having a face that is narrower than that of a typeface not so characterized condensed milk n (1863): evaporated milk with sugar added

con-dens-er \kən-dens-ər/ n (1886) 1: one that condenses; as: a: a lens or mirror used to concentrate light on an object b: an apparatus in which gas or vapor is condensed 2: CAPACITOR

con-de-scend \kən-di-ʃend/ v [ME descendere, fr. MF descendere, fr. LL descendere, fr. L com- + descendere to descend] (14c) 1: a: to descend to a less formal or dignified level; UNBEND b: to waive the privileges of rank 2: to assume an air of superiority

con-de-scen-dence \-sen-dən(t)s/ n (1638): CONDESCENSION con-de-scend-ing adj (1707): showing or characterized by condescension; PATRONIZING — con-de-scend-ing-ly \-sen-dip-lee/ adv

con-de-scen-sion \kən-di-ʃen-shən/ n [LL condescensio-, condescensio, fr. condescensus, pp. of condescendere] (1647) 1: voluntary descent from one's rank or dignity in relations with an inferior 2: patronizing attitude or behavior

con-dign \kən-dīn, kən-/ adj [ME condigne, fr. MF, fr. L condignus very worthy, fr. com- + dignus worthy — more at DECENT] (15c): DESERVED, APPROPRIATE (~ punishment) — con-dign-ly adv

con-di-ment \kən-di-mənt/ n [ME, fr. MF, fr. L condimentum, fr. condire to pickle, fr. condere to build, store up, fr. com- + dēre to put — more at DO] (15c): something used to enhance the flavor of food; esp: a pungent seasoning — con-di-men-tal \kən-di-mənt-/ adj

con-di-tion \kən-dish-ən/ n [ME condicio, fr. MF, fr. L condicio-, condicio terms of agreement, condition, fr. condicere to agree, fr. com- + dicere to say, determine — more at DICTION] (14c) 1: a: a premise upon which the fulfillment of an agreement depends; STIPULATION b: a: COVENANT, c: a provision making the effect of a legal instrument contingent upon an uncertain event; also: the event itself 2: something essential to the appearance or occurrence of something else 3: PREREQUISITE as: a: an environmental requirement (available oxygen is an essential ~ for animal life) b: the subordinate clause of a conditional sentence 3 a: a restricting or modifying factor 4: QUALIFICATION 5: an unsatisfactory academic grade that may be raised by


about kitten, F table further: ash ace cot cart out chin bet easy go hit loc job sing go law boy thin the foot yet vision E, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, see Guide to Pronunciation



doing additional work 4 a: a state of being b: social status  
RANK c: a usu. defective state of health (a serious heart ~) d: a  
state of physical fitness or readiness for use (the car was in good ~)  
(exercising to get into ~) e pl: attendant circumstances 5 a obs:  
temper of mind b obs: TRAIT c pl archaic: MANNERS, WAYS  
condition vb con-di-tioned, con-di-tion-ing \-'dish-(ə-'mīn)-w, archaic  
(15c): to make stipulations ~n v 1: to agree by stipulating 2: to  
make conditional 3 a: to put into a proper state for work or use b:  
KIND CONDITION 4: to give a grade of condition to 5 a: to adapt,  
modify, or mold so as to conform to an environing culture b: to  
modify so that an action or response previously associated with one stimulus  
becomes associated with another ~ con-di-tion-able \-(ə-'mə-'bəl)-  
adj ~ con-di-tion-er \-(ə-'nɜ:-)-n  
con-di-tion-al \kən-'dī-sh-nəl, -ən-'tɪ- (adj) 1d (14c) 1: subject to, implying,  
or dependent upon a condition (a ~ promise) 2: expressing, contain-  
ing, or implying a supposition (the ~ clause /*he speaks*) 3 a: true  
only for certain values of the variables or symbols involved (~ equa-  
tions) b: stating the case when one or more random variables are  
fixed or one or more events are known (~ frequency distribution) 4  
a: CONDITIONED 3 (~ reflex) (~ response) b: established by condi-  
tioning as the stimulus eliciting a conditional response ~ condi-tional  
n ~ con-di-tion-al-ly \-'dish-s-'nəl-ət-ē) n ~ con-di-tion-al-ly \-'dīsh-nē-  
lē, -ən-'tɪ-ə-ly adv  
conditional probability n (1961) the probability that a given event will  
occur if it is certain that another event has taken place or will take  
place  
con-di-tioned adj (1656) 1: CONDITIONAL 2: brought or put into a  
specified state 3: determined or established by conditioning  
con-dom \kən-'dɒ-n [by shortening] (1972) CONDOMINIUM 3  
con-dole \kən-'dɒ-l [w/ con-doled; con-dol-ing] [LL *condolere*, fr. L *com-*  
*-dolere* to feel pain; akin to Gk *daidalos* ingeniously formed] v (1590)  
1 obs: GRIEVE 2: to express sympathetic sorrow (we ~ with you in  
your misfortune) ~n v, archaic: LAMENT, GRIEVE ~ con-do-la-to-ry  
\-'dɒ-l-ə-, -tɒ-r-ē-, -tɒ-r-əd- adj  
con-do-lence \kən-'dɒ-lən(t)s, 'kɪn-'dā- n (1603) 1: sympathy with  
another in sorrow 2: an expression of sympathy  
con-dom \kən-'dɒm, 'kɪn- n [origin unknown] (1706) 1: a sheath com-  
monly of rubber worn over the penis (as to prevent conception or venere-  
al infection during coitus)  
con-do-mi-ni-um \kən-'dɒ-mī-ni-ə-'ni-əm n, pl -ums [NL, fr. L *com-*  
*-dominium* domain] (1705) 1 a: joint dominion; esp: joint sov-  
ereignty by two or more nations b: a government operating under joint  
rule 2: a politically dependent territory under condominium 3 a:  
individual ownership of a unit in a multifunkt structure (as an apart-  
ment building) or on land owned in common (as a town house com-  
plex); also: a unit so owned b: a building containing condominiums  
con-do-na-tion \kən-'dɒ-nā-'shən, -dō- n (1625) implied pardon of an  
offense by treating the offender as if it had not been committed  
con-done \kən-'dɒn, w/ con-doned; con-don-ing [L *condonare* to forgive,  
fr. *com-* + *donare* to give ~ more at DONATION] (1857) 1: to pardon or  
overlook voluntarily; esp: to treat as if trivial, harmless, or of no im-  
portance (~ corruption in politics) *syn* see EXCUSE ~ con-do-na-ble  
\-'dɒ-nə-'bəl- adj ~ con-don-er n  
con-dor \kən-'dɔ:-, -dɔ:(ə) n [Sp *condor*, fr. Quechua *kuntur*] (1604) 1:  
a very large American vulture (*Vultur gryphus*) of the high Andes  
having the head and neck bare and the plumage dull black with a  
downy white neck ruff and white patches on the wings ~ compare  
CALIFORNIA CONDOR 2 pl *condors* or *con-dor-es* \kən-'dɔ:-əs, -dɔ:-  
ər- a coin (as the centesimo of Chile) bearing the picture of a condor  
con-dore \kən-'dɔ:-, -dɔ:(ə) n, pl *condors* [L *condore* to lead, fr. L *con-*  
*-ducere* to lead, fr. L *conducus*, *pu* *conducere*] (15c) 1 obs:  
(1794) a leader of a band of mercenaries common in Europe be-  
tween the 14th and 16th centuries; also: a member of such a band 2:  
a mercenary soldier  
con-duce \kən-'dʊ-(s)h- w con-duced; con-duc-ing [ME *conducen* to con-  
duct, fr. L *conducere* to conduct, conduce, fr. *com-* + *ducere* to lead ~  
more at TOW] (1586) 1: to lead or tend to a particular and usu. desirable  
result; CONTRIBUTE  
con-du-ct-ive \-'dʊ-(s)h-iv-ə-ly adj (1646) 1: tending to promote or assist (an  
atmosphere ~ to education) ~ con-du-ct-ive-ly adv  
con-duct \kən-'dʊkt n [alter. of ME *conducit*, fr. MF: act of leading,  
escort, fr. ML *conductus*, fr. L *conductus*, *pu* *conducere*] (15c) 1 obs:  
ESCORT, GUIDE 2: the act, manner, or process of carrying on; MAN-  
AGEMENT 3: a mode or standard of personal behavior esp. as based on  
moral principles  
con-duct \kən-'dʊkt also 'kɪn-'dʊkt- w (15c) 1: to bring by or as if by  
leading; GUIDE ~ tourists through a museum 2 a: to lead from a  
position of command (~ a siege) (~ a class) b: to direct or take part  
in the operation or management of (~ an experiment) (~ a business)  
(~ an investigation) c: to direct the performance of (~ an orchestra)  
(~ an opera) 3 a: to convey in a channel b: to act as a me-  
dium for conveying 4: to act or behave in a particular and esp. in a  
controlled or directed manner ~ w 1 of a road or passage: to show  
the way 2 a: to act as leader or director b: to have the  
quality of transmitting light, heat, sound, or electricity ~ con-duct-ibil-  
ity \kən-'dʊkt-ə-'bɪ-l-ə-ti- n ~ con-duc-tible \-'dʊkt-ə-'bəl- adj  
*syn* CONDUCT, MANAGE, CONTROL DIRECT mean to use one's powers to  
lead, guide, or dominate. CONDUCT implies taking responsibility for the  
acts and achievements of a group; MANAGE implies direct handling and  
manipulating or maneuvering toward a desired result; CONTROL im-  
plies a regulating or restraining in order to keep within bounds or on a  
course; DIRECT implies constant guiding and regulating so as to  
achieve smooth operation. *syn* see in addition BEHAVE  
con-duc-tance \kən-'dʊkt-ən(t)s n (1885) 1: conducting power 2:  
the readiness with which a conductor transmits an electric current  
and esp. nervous tissue  
con-duc-tive \kən-'dʊkt-iv-ə-ly adj (1528) 1: having conductivity; relating  
to conduction (as of electricity)  
con-duc-tiv-ity \kən-'dʊkt-iv-ət-ē, -kən- n, pl -ties (1837) 1: the quality  
or power of conducting or transmitting; *as*, a: the reciprocal of elec-  
trical conductivity

trical resistivity *b* : the quality of living matter responsible for the transmission of and progressive reaction to stimuli  
con-duc-to-met-ric or con-duc-ti-met-ric \kən-dək-tə-'me-trik/ *adj* (ca. 1926) 1 : of or relating to the measurement of conductivity 2 : bioelectric or relating to titration based on determination of changes in the electrical conductivity of the solution  
con-duc-tor \kən-dək-tər/ *n* (15c) : one that conducts : as *a* : GUIDE *b* : a collector of fares in a public conveyance *c* : the leader of a musical ensemble *d* : a substance or body capable of transmitting electricity, heat, or sound — con-duc-tor-i-al \kən-dək-tər-ē-əl, kən-, -tər-/ *adj*  
con-duc-tress \kən-dək-trəs/ *n* (1885) : a female conductor  
con-duit \kän-dyü-əl also -d(w)ət/ *n* [ME — more at CONDUCT] (14c) 1 : a natural or artificial channel through which something (as a fluid) is conveyed 2 *archaic* : FOUNTAIN 3 : a pipe, tube, or tile for protecting electric wires or cables 4 : a means of transmitting or distributing (as ~ for illicit payments) (a ~ of information)  
con-du-pli-ca-tion \kän-dyü-pi-kə-shən/ *adj* [L. *conduplicatus*, pp. of *conduplicare* to double, *fr. com- + duplic-, duplex* double — more at DUPLICATE] (1777) : folded lengthwise — used of leaves or petals in the bud — con-du-pli-ca-tion \kän-dyü-pi-kə-shən/ *n*  
con-dyle \kän-dil also -dē/ *n* [F & L; F. fr. L. *condylus* knuckle, *fr. Gk. kondylós*] (1634) : an articular prominence of a bone; esp : either of a pair that resembles knuckles — con-dy-loid -dē-, -lōid/ *adj*  
con-dy-lo-ma \kän-də-'lō-mə/ *n* [NL, *fr. Gk. kondylōma, fr. kondylós*] (ca. 1656) : a warty growth on the skin or adjoining mucous membrane usu. near the anus and genital organs — con-dy-lo-ma-tous \-mət-sə/ *adj*  
cone \kən/ *n* [MF or L; MF, *fr. L. conus*, *fr. Gk. kónos* — more at HONE] (1562) 1 *a* : a mass of ovule-bearing or pollen-bearing scales or bracts in trees of the pine family or in cycads that are arranged usu. on a somewhat elongated axis *b* : any of several flower or fruit clusters suggesting a cone 2 *a* : a solid generated by rotating a right triangle about one of its legs — called also *right circular cone* *b* : a solid bounded by a circular or other closed plane base and the surface formed by line segments joining every point of the boundary of the base to a common vertex — see VOLUME table *c* : a surface traced by a moving straight line passing through a fixed vertex 3 : something that resembles a cone in shape : as *a* : one of the short sensory end organs of the vertebrate retina that function in color vision *b* : any of numerous somewhat conical tropical gastropod mollusks (family Conidae) *c* : the apex of a volcano *d* : a crisp cone-shaped wafer for holding ice cream  
cone *v* coned; con-ing (ca. 1864) 1 : to make cone-shaped 2 : to bevel like the slanting surface of a cone (~ a tire)  
cone-flower \kən-flaüt-(ə)r/ *n* (1817) : any of several composite plants having cone-shaped flower disks; esp : RUDBECKIA  
cone-nose \kən-'noz/ *n* (ca. 1891) : any of various large bloodsucking bugs (esp. genus *Triatoma*) including some capable of inflicting painful bites — called also *assassin bug*, *kissing bug*  
con-es-pres-si-ve \kän-es-'pres-ē-'ō-nē, kən-, -ō-'(n)ə/ *adv* [It. *il. con*, with expression] (ca. 1891) : with feeling — used as a direction in music  
Con-es-to-ga \kän-ə-'stō-gə/ *n* [Conestoga, Pa.] (1750) : a broad wheeled covered wagon drawn usu. by six horses and used esp. for transporting freight across the prairies  
con-ey \kō-nē/ *n*, *pl. coneys* [ME *conies*, *pl. fr. OF conis*, *pl. of conik* L. *lenticulus*] (13c) 1 *a* (1) : RABBIT; esp : the European rabbit (*Oryctolagus cuniculus*) 2 : PIKA *b* : HYRAX *c* : rabbit fur 2 obs : DWE 3 : any of several fishes; esp : a dusky black-spotted reddish-finned grouper (*Cephalopholis fulvus*) of the tropical Atlantic  
con-fab \kən-fab, 'kän-, -n/ *con-fabbed*; con-fab-ling (1741) : CONFAB-LATE — con-fab \kän-fab, kən-/ *n*  
con-fab-u-late \kən-fab-yü-lät/ *v* -lat-ed; -lat-ing [L. *confabulatus*, *pp. of confabulari*, *fr. com- + fabulari* to talk, *fr. fabula* story — more at FAIBLE] (1613) 1 : CHAT 2 : to hold a discussion : CONFER — con-fab-u-la-tion \kən-fab-yü-lä-shən, kän-, -n/ *n* — con-fab-u-la-tor \kən-fab-yü-lät-ər/ *n* — con-fab-u-la-tory -yü-lä-tör-ē-, -tör-/ *adj*  
con-fect \kən-'fekt/ *v* [L. *confectus*, *pp. of conficere* to prepare — more at COMPT] (14c) 1 : to put together from varied material (written ~ing best sellers) 2 *a* : PREPARE *b* : PRESERVE — con-fect \kän-/ *n*  
con-fec-tion \kən-'fek-shən/ *n* (15c) 1 : the act or process of confection 2 : something collected : as *a* : a fancy dish or sweetmeat; also ~ a sweet food *b* : a medicinal preparation usu. made with sugar, syrup, or honey *c* : a piece of fine craftsmanship  
con-fec-tion-ary \-shə-'ner-ē/ *n*, *pl. -aries* (1605) 1 *archaic* : CONFECTIONER 2 : CONFECTIONERY 3 : SWEETS — con-fec-tion-ary *adj*  
con-fec-tion-er \-shə-'nər-/ *n* (1591) : a manufacturer of, or dealer in, confections  
con-fec-tion-er's sugar *n* (ca. 1891) : a refined finely powdered sugar  
con-fec-tion-ery \-shə-'ner-ē/ *n*, *pl. -eries* (1545) 1 : sweet foods (as candy or pastry) 2 : the confectioner's art or business 3 : a confectioner's shop  
con-fed-er-acy \kən-'fed-(ə-)rə-sē/ *n*, *pl. -cies* (14c) 1 : a league or compact for mutual support or common action : ALLIANCE 2 : a combination of persons for unlawful purposes : CONSPIRACY 3 : the bond formed by persons, states, or nations united by a league; specif. : the 11 southern states seceding from the U.S. in 1860 and 1861  
con-fed-er-al \-(ə-)rəl/ *adj* — con-fed-er-al-ist -səl/ *n*

tion-fed-erate  
 federate *PR*  
 der-, -feds 2  
 : ABLED 2 con-  
 federate *n*  
 Confederate *n*  
 tion-fed-erate  
 confederacy  
 (ə-)tə-lyt-ı-, -r-  
 Confederate *M*  
 the common  
 confederate rose  
 mutuality) with  
 confeder-a-tion  
 ing; a state of  
 confeder- /kon-*T*  
 together, fr. com-  
 bestow from our  
 ary degree on  
 manhood — *M*  
 — John Spenser  
 s) can GIVE —  
 /h) *adj* — con-  
 conf-er-ee /kən-  
 conference /kən-  
 (1527) 1 a: a  
 of common com-  
 TATION 1 a: a m-  
 to adjust differ-  
 : BESTOWAL  
 trative organiza-  
 denomination  
 /kən-*f*-ren-*ch*  
 conference call *n*  
 with several peo-  
 con-*fess* /kən-*f*  
 having confessed  
 /fə-tēl to confess;  
 tell or make know-  
 MIT 2 a: to ac-  
 the confession of  
 : PROGRESS 4: to  
 specify: to unbun-  
 or to a priest  
 KNOWLEDGE — *V*  
 confession — *V*  
 confession (kən-*f*  
 disclosure of one's  
 what is confessed;  
 accused of an  
 : CREED 3: an  
 con-*fes-sion-al* /*V*  
 confessional *n* (1  
 the practice of  
 con-*fes-sor* /kən-*f*  
 (12c) 1: one w-  
 martyrdom 2:  
 b) a: a priest  
 -*met-h* /kon-*fet*  
 fr. L. neut. of *co-*  
 (1815) : small bri-  
 throwing (as at w-  
 -*ful* /kən-*f*  
 confessions /kən-*f*  
 confite (1646):  
 -*fi* *dan* like  
 CONFIDENT: esp.  
 -*ful* /kən-*f*  
 /kən-*f* *confider*, fr.  
 (15c) 1: to be  
 imparting secrets  
 COMMIT — con-*f*  
 -*ful* *fid-ence* /kən-*f*  
 that one will act fr  
 : a feeling or co-  
 circumstances (the  
 with brash ~) 2:  
 they had every ~  
 took his friend in  
 was told in  
 tote of ~) 4: a  
 FIDENCE, the  
 -*ful* or a manne-  
 -*ness*, diffidence  
 -*ful* and one's  
 -*ful* (had the α  
 -*ful* carries ~  
 -*ful* or lack  
 -*ful* assured  
 -*ful* coolness under  
 -*ful* of one's po-  
 -*ful* self-possession  
 -*ful* difficulties of a p-*ful*  
 -*ful* carries non-*ful*  
 -*ful* (meet a chal-  
 -*ful* *adj* (184  
 -*ful*)  
 -*ful* interval  
 -*ful* values that is  
 -*ful* (diffidence) and that  
 -*ful* determined pro-  
 -*ful* of values is p-



cone 1a: 1 stone pine, 2 cluster  
pine, 3 Santa Lucia fir, 4 sugar  
pine, 5 deodar, 6 big-cone pine, 7  
giant sequoia, 8 red spruce, 9  
Nordmann's fir

s competition consist-  
s jumps, somersaults.

BASE 2 : material for

e floor  
e body chosen by his  
egy on the floor

something (as the active-convention) from the

: at a reduced price be  
on

partment that occupies

customers  
unknown] (1911):

vi (1602) 1: to swim  
f in a heavy, clumsy, c  
rich of relief) 3:

had to ~ 5 : to be  
lopped) ~ vt : to mo  
down with a thud)

face)  
2: a complete failure

ing house or hotel  
on reception in which

**ding to flop; esp : being  
w/ flop-ai-ness \ˈflɑːp-ə-ˈniːs\**

sk coated with magneto

(ə)r-, ē, 'flō(ə)r-, -, ʌ [N  
flor-, flos] (1717) 1.

period 2: plant life,  
or special environm

— more at [www.fox.com](http://www.fox.com)

(1744): a round

to blossom, flourish  
of flourishing — flo.

**AF flouret**, dim. of *flouret*  
the small flowers form

owers (floriculture):  
aving floral ornaments

1. of *floribundus* flower  
with large flowers in  
and tea roses

22) : the cultivation  
plants — flo-ri-cul-t  
unist \-rəst\ n

excessively flowery in  
complexion) 3 ar

—flo·rid·i·ty \flo-'rid-

y — flo-ri-fer-ous-ness  
: a hormone or hormone

-gia \-j(ē)-ə\ [NL;  
to gather — more a

F, fr. Olt fiorino, fr.  
s] (14c) 1 a: an old

2 a : a British silver  
ular coins issued in 1

**sell** or grows for sale  
**stre** / n  
ating to flowers, a fle

*L. afflorus* fr. *L. flor*

ished, fr. *florere* to flower or movement)

in to MHG vlt., vlt.  
ort silk fibers that can  
rized cotton for emb

: to use dental floss

ATUM

[REDACTED]

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

---

**float** \ˈflaɪ-ə/ *adj* **float-er** -*er*; **set** (1839) 1 *a*: of, relating to, or having the characteristics of **float** *b*: **DOWNY** 2: stylish or glamorous *esp.* a first impression (**lick** ~ **writing**) — **float-ily** \ˈflaɪ-ə-lee/ *adv*

**float** \ˈflaɪ-ə/ *n* [**Sp**] (1527) 1: a fleet of Spanish ships

**float** \ˈflaɪ-ə/ *n* [**Flot**] (1626) 1: **PLATON** 1 2: material that floats — **FLOTAM** 3 *usu* **floatage**: the charge for transferring railroad cars on a barge

**floatation** \ˈflaɪ-ə-shən/ *n* [**Flot**] (1806) 1: the act, process, or state of floating 2: an act or instance of financing (as an issue of stock) 3: the separation of the particles of a mass of pulverized ore according to their relative capacity for floating on a given liquid; *also*: any of various similar processes involving the relative capacity of materials for floating 4: the ability (as of a tire) to stay on the surface of soft ground or snow

**floatilla** \ˈflaɪ-ə-shə/ *n* [**Sp**, dim. of **flota**, *flot*: fr. OF **flote**, fr. ON **floti**; akin to OE **flota** *flot*, *fleet* — more at **FLOAT**] (1711) 1: a fleet of ships; *esp.*: a navy organizational unit consisting of two or more squadrons of small warships 2: a large force of moving things

**floatman** \ˈflaɪ-əmən/ *n* [**AE** **flotesn**, fr. OF **flotan** to float, of Gmc origin; akin to OE **flotan** to float, *flota* ship] (ca. 1607) 1: floating wreckage of a ship or its cargo; *broadly*: floating debris 2 *a*: a vagrant impoverished person *b*: unimportant miscellaneous material

**floatage** \ˈflaɪ-əʒ/ *n* **float**; **float**; **float**; **float** [perh. of Scand origin; akin to Norw. **flauts** to hurry] (1542) 1 *a*: to move with exaggerated jerky motions (little girls **float**ing about in their mothers' clothes) *b*: to go with sudden determination (**float**ed out of the room in a huff) 2: **FLOUNDER**, **STRUGGLE**

**floatage** *n* (1583) : an act or instance of flouncing — **floatage** \ˈflaɪ-əʒ/ *adj*

**floatage** *v* **float**; **float**; **float**; **float** [alter. of earlier **frounce**, fr. ME **frouncen** to curl] (1711) : to trim with **floats**

**floats** *n* (1713) : a strip of fabric attached by one edge; *also*: a wide ruffle, — **float** \ˈflaɪ-ə/ *adj*

**float** \ˈflaɪ-ə/ *adj* (1873) : material used for **floats**

**float** \ˈflaɪ-ə/ *n*, *pl* **floaters** or **floaters** [ME, of Scand origin; akin to ON **flauta** *float*, *flata* flat — more at **FLAT**] (14c) : **FLAT**; *esp.*: one of either of two families (Pleuronectidae and Bothidae) that include important marine food fishes

**flower** *v* **flower**; **flower**; **flower** -*der* -*er* [prob. alter. of **flower**] (1592) 1: to struggle to move or obtain footing 2: to proceed or act clumsily or ineffectually

**flower** \ˈflaʊ-ə/ *n* [ME — more at **FLOWER**] (13c) 1: finely ground meal of wheat *usu* largely freed from bran; *also*: a similar meal of another material (as a cereal grain, an edible seed, or dried processed flour) 2: a fine soft powder — **flowerless** *adj* — **flowery** -*er* *adj*

**flower** *v* (1651) : to coat with or as if with flour — *to* **flower** *v*: to break up into particles

**flower** \ˈflaʊ-ə/ *n* [ME **florishen**, fr. MF **floriss**, stem of **florir**, fr. (assumed) VL **florire**, alter. of L **florere**, fr. **flor**, **flor** flower] *v* (14c) 1 *a*: to grow luxuriantly; **THRIVE** 2 *a*: to achieve success *b*: to be in a state of activity or production (*~ed* around 1830) *c*: to reach a height of development or influence 3: to make bold and sweeping gestures ~ *v*: to wield with dramatic gestures *b*: to flourish *syn* see **SWING** — **flower-ish** *n* — **flower-ish-ly** -*ly* *adv*

**flourish** *n* (1597) 1: a period of thriving 2 *a*: an extraneous florid embellishment or passage *b*: an act or instance of brandishing *c*: a studied or ostentatious action

**flourish** \ˈflaʊ-ə/ *v* [prob. fr. ME **flouten** to play the flute, fr. **floute** flute] *v* (1531) : to treat with contemptuous disregard : **SCORN** (*~ing* the rules) ~ *v*: to indulge in scornful behavior *syn* see **SCOFF** *usage* see **FLAUNT** — **flourish** *n*

**flout** *n* (ca. 1570) 1: **INSULT** 2: **MOCKERY**

**flow** \ˈfləʊ/ *v* [ME **flower**, fr. OE **flōwan**; akin to OHG **flōwen** to rinse, wash, **pluere** to rain, Gk **plein** to sail, float] *v* (bef. 12c) 1 *a* (1) : to let or move in a stream (2) : **CIRCULATE** *b*: to move with a continual change of place among the constituent particles (the molecules *~ed* slowly) 2: **RISE** (the tide *~s* and *~s*) 3: **ABOUND** 4 *a* : to proceed smoothly and readily (conversation *~ed* easily) *b*: to have a smooth continuity (the *~ing* lines of the car) 5: to hang loose and billowing 6: to derive from a source : **COME** (the wealth that *~s* from our industries) 7: to deform under stress without cracking or rupturing — *used* *esp.* of minerals and rocks 8: **MINISTRATE** ~ *v* 1 *a*: to cause to flow *b*: to cover with water : **FLOOD** 2: to discharge in a flow *syn* see **SPRING** — **flow-ly** -*ly* *adv*

**flow** *n* (15c) 1: an act of flowing 2: **FLOOD** 1a, 2, 3 3: a smooth uninterrupted movement (a constant *~* of information) 4: **STREAM**; *usu* a mass of material which has flowed while molten (an old lava *~*) 5: the direction of movement or apparent movement (as of a play in football) 6: the quantity that flows in a certain time 7 *a*: **MINISTRATION** *b*: **YIELD**, **PRODUCTION** 8 *a*: the motion characteristic of **flow** *b*: a continuous transfer of energy

**flowage** \ˈfləʊ-ə/ *n* (1830) 1 *a*: an overflowing onto adjacent land *b*: a body of water formed by overflowing or damming *c*: floodwater *d*: a stream 2: gradual deformation of a body of plastic solid (as *flow* by intermolecular shear)

**flowchart** \ˈfləʊ-ɔːrt/ *n* (1920) : a diagram that shows step-by-step progression through a procedure or system *esp.* using connecting lines and a set of conventional symbols — **flow-charting** -*ing* *n*

**flowchart** *n* (1943) : **FLOWCHART**

**flower** \ˈflaʊ-ə/ *n* [ME **flor** flower, *flor* anything, *flor*; fr. OF **flor**, *flor*, *flor* flower, *flor* — more at **BELOW**] (13c) 1: **FLUORESCENCE**, **INFLORESCENCE** 2: a shoot of the sporophyte of a higher plant that is specialized for reproduction and consists of a shortened axis bearing modified leaves *usu* a plant cultivated for its blossoms 3: the best part or example (the *~* of our people) *b*: the finest most vigorous person *c*: a state of blooming or flourishing

**flower** *v* (15c) 1: to bloom 2: to flourish

**flower** *n* (15c) 1: a period of thriving 2: a: an extraneous florid embellishment or passage b: an act or instance of brandishing c: a studied or ostentatious action

**flower** *v* (1531) : to treat with contemptuous disregard : **SCORN** (*~ing* the rules) ~ *v*: to indulge in scornful behavior *syn* see **SCOFF** *usage* see **FLAUNT** — **flower** *n*

**flout** *n* (ca. 1570) 1: **INSULT** 2: **MOCKERY**

**flow** *v* (15c) 1: an act of flowing 2: **FLOOD** 1a, 2, 3 3: a smooth uninterrupted movement (a constant *~* of information) 4: **STREAM**; *usu* a mass of material which has flowed while molten (an old lava *~*) 5: the direction of movement or apparent movement (as of a play in football) 6: the quantity that flows in a certain time 7 *a*: **MINISTRATION** *b*: **YIELD**, **PRODUCTION** 8 *a*: the motion characteristic of **flow** *b*: a continuous transfer of energy

**flowage** *n* (1830) 1 *a*: an overflowing onto adjacent land *b*: a body of water formed by overflowing or damming *c*: floodwater *d*: a stream 2: gradual deformation of a body of plastic solid (as *flow* by intermolecular shear)

**flowchart** *n* (1920) : a diagram that shows step-by-step progression through a procedure or system *esp.* using connecting lines and a set of conventional symbols — **flow-charting** -*ing* *n*

**flowchart** *n* (1943) : **FLOWCHART**

**flower** *n* (13c) 1: **FLUORESCENCE**, **INFLORESCENCE** 2: a shoot of the sporophyte of a higher plant that is specialized for reproduction and consists of a shortened axis bearing modified leaves *usu* a plant cultivated for its blossoms 3: the best part or example (the *~* of our people) *b*: the finest most vigorous person *c*: a state of blooming or flourishing

**flower** *v* (15c) 1: to bloom 2: to flourish

**flower** <

ing. 3 pl: a finely divided powder produced esp. by condensation or sublimation (→ of sulfur) — *flow-er-ess* \flaw-ərd/ *adj* — *flow-er-er* \flak-(ə)-ər/ *n* [*flow* + *-er*] *adj* — *flow-er-er* \flak-(ə)-ər/ *n* (136) 1: a DEVELOPER (→ *ess*) into young womanhood; 2: FLOURISH 2; to produce flowers; BLOSSOM *v*; 1: to cause to bear flowers 2: to decorate with floral designs — *flow-er-er* \flak-(ə)-ər/ *n* — *flow-er-er* \flak-(ə)-ər/ *n* (1840): a flowering state  
flower bud *n* (ca. 1847): a plant bud that produces only a flower  
flower bug *n* (ca. 1889): any of various small black-and-white predaceous bugs (family Anthocoridae) that frequent flowers and feed on pest insects, as aphids and thrips  
flower child *n* [fr. his displaying of flowers as a symbol of his sentiments] (1967): a hippie who advocates love, beauty, and peace  
flow-er-er \flak-(ə)-ər/ *n* (150): FLORET  
flower girl *n* (1924): a little girl who carries flowers at a wedding  
flower head *n* (1845): a capitulum (as of a composite) having sessile flowers so arranged that the whole inflorescence looks like a single flower  
flowering dogwood *n* (1843): a common spring-flowering white-bracted dogwood (*Cornus florida*)  
flowering plant *n* (1861) 1: a plant that produces flowers, fruit, and seed 2: CROCIUS 2 2: a plant notable for or cultivated for its ornamental flowers  
flower people *n* pl (1967): FLOWER CHILDREN  
flow-er-pot \flaw-(ə)-əd/ *n* (1598): a pot in which to grow plants  
flow-er-y \flaw-(ə)-əd/ *adj* (140): 1: of, relating to, or resembling flowers 2: marked by or given to rhetorical elegance — *flow-er-y-ness* *n* [*flaw* + *-y*] *part* *past* of *flow* (1626): filled to excess  
flow sheet *n* (1912): FLOWCHART  
flow-stone \flaw-(ə)-əd/ *n* (1928): travertine found where water flowing in a very thin sheet over rocks has deposited mineral matter  
flu \flu/ *n* [by shortening] (1839): 1: INFLUENZA 2: any of several virus diseases marked esp. by respiratory symptoms  
flub \flab/ *v* flubbed, flubbing (origin unknown) *v* (ca. 1904): to make a mess of; BOTCH (disturb the task) *v*; BLUNDER  
flub *n* (1944): an act or instance of flubbing  
flub-dub \flab-(ə)-əd/ *n* [origin unknown] (1888): CLATSPAT BUNKUM  
flu-ct-u-ant \flak-cho-wənt/ *adj* (1560) 1: moving in waves 2: VARIABLE, UNSTABLE 3: being movable and compressible (a ~ abscess)  
flu-ct-u-ate \flak-cho-wənt/ *v* -at-ed; -at-ing [*L. fluctuatus*, pp. of *fluere*, fr. *fluere*, *fluere*, wave, fr. *fluere*, pp. of *fluere* → more at FLUID] *v* (ca. 1656) 1: to ebb and flow in waves 2: to shift back and forth uncertainly ~ *v* to: to cause to fluctuate *syn* see SWING — *flu-ct-u-a-tion* \flak-cho-wə-shən/ *n* — *flu-ct-u-a-tion-al* \flak-shən-shən-əl/ *adj*  
flue \flu/ *n* [origin unknown] (1582): an enclosed passageway for directing a current; as: a channel in a chimney for conveying flame and smoke to the outer air; b: a pipe for conveying flame and hot gases around or through water in a steam-boiler c: an air channel leading to the lip of a wind instrument; d: FLUE PIPE  
flue-cured \kyu-(ə)-əd/ *adj* (1848): cured with heat transmitted through tobacco without exposure to smoke or fumes (→ tobacco)  
flue-ency \flu-(ə)-əs/ *n* (1636): the quality or state of being fluent  
fluent \flu-(ə)-əd/ [*L. fluent-, fluens*, pp. of *fluere*] (1599) 1: a: capable of flowing: FLUID *b*: capable of moving with ease and grace (the ~ body of a dancer) 2: a: ready or facile in speech (→ in Spanish) *b*: effortlessly smooth and rapid: POLISHED (a ~ performance)  
flu-ently *adv*  
flue pipe *n* (1852): an organ pipe whose tone is produced by an air current striking the lip and causing the air within to vibrate — *com-pare* REED PIPE  
flu-er-ic \flu-(ə)-ik/ *adj* (1967): FLUIDIC — *flu-er-ics* \-iks/ *n* pl but sing [*In constr.*]  
flue stop *n* (1855): an organ stop made up of flue pipes  
fluff \flaf/ *n* [prob. alter. of *fluff* (fluff)] (1790) 1: NAP, DOWN 2: something fluffy 3: something inconsequential 4: BLUNDER; esp.: an actor's lapse of memory  
fluff *v* (1875) 1: to become fluffy 2: to make a mistake; esp.: to forget or bungle one's lines in a play ~ *v* 1: to make fluffy 2: a: to spoil by a mistake; b: BOTCH 3: to deliver badly or forget (one's lines) in a play  
fluffy \flaf-(ə)-əd/ *adj* fluff-ier; -est (1825) 1: a: covered with or resembling fluff; b: being light and soft or airy (a ~ omelet) 2: lacking in intellectual content or decisive quality (vague, ~, uncertain policies — Geoffrey Crowther) — *fluff-ily* \flaf-(ə)-əd/ *adv* — *fluff-iness* \flaf-(ə)-nəs/ *n*  
flue-gel-horn or flue-gel-horn \flu-gol-jō(-ə)n/ *n* [G. fr. *flügel*, wing, flue + *horn* horn, fr. its use to signal the flanking drivers in a battle] (1854): a valved brass instrument resembling a cornet but having a larger bore — *flue-gel-horn-ist* \-ist/ *n*  
flude \flu-(ə)-əd/ [*fl* of *L. flude*, fr. *L. fluidus*, fr. *fluere* to flow; akin to *Gk. phyein* to boil over] (1603) 1: a: having particles that easily move and change their relative position without a separation of the mass and that easily yield to pressure: capable of flowing *b*: likely, tending to change or move (boundaries became ~) 2: characterized by or employing a smooth easy style (the ballerina's ~ movements) 3: a: available for a different use *b*: easily converted into (cash) (→ assets) — *flude-ly* *adv* — *flude-ness* *n*  
fluid \flu-(ə)-əd/ *n* (1661): a substance (as liquid or gas) tending to flow or conform to the outline of its container — *flu-id-al* \-əd-/ *adj* — *flu-id-ly* *adv*  
fluid drive *n* (1941): an automotive power coupling that operates on a hydraulic turbine principle with the flywheel having a set of turbine blades connected directly to it and driving them in oil thereby turning another set of turbine blades attached to the transmission gears,

|ə| about    |ʰ| kitten, F table    |ɔr| further    |a| ash    |l| ace    |ä| cat, cart  
 |au| out    |ch| chin    |ət| bet    |g| easy    |g| go    |j| hit    |j| ice    |j| job  
 |j| sing    |ŋ| ge    |ö| law    |oi| boy    |th| thin    |th| the    |ü| loot    |ü| foot  
 |y| yet    |zh| vision    |k̥| k    |æ| æ    |œ| œ    |ɛ| ɛ    See Guide to Pronunciation

RCL011407

# **EXHIBIT 5**

## **(Part 1 of 4)**

143821		PATENT DATE MAY 1 1990		PATENT NUMBER													
SERIAL NUMBER		FILING DATE		CLASS		SUBCLASS		GROUP ART UNIT		EXAMINER							
						-790		234		TRANS							
CONTINUING DATA***** None-✓																	
FOREIGN/PCT APPLICATIONS***** None-✓																	
FOREIGN FILING LICENSE GRANTED 08/09/88																	
Foreign priority claimed 35 USC 119 conditions met		<input type="checkbox"/> yes <input checked="" type="checkbox"/> no		AS FILED		STATE OR COUNTRY		SHEETS DRAWGS.		TOTAL CLAIMS		INDEP. CLAIMS		FILING FEE RECEIVED		ATTORNEY'S DOCKET NO.	
Verified and Acknowledged		Examiner's Initials		→		SC		15		30		4		542.00		3869-2	
ADDRESS 2011, S-LT22, BAY 9, PISCES DOCK OFFICE 07463 34002 CHICAGO, IL 60632																	
TITLE METHOD AND APPARATUS FOR DESIGNING INTEGRATED CIRCUITS HIERARCHICAL SPECIFICATIONS																	
U.S. DEPT. of COMMERCE - Patent & Trademark Office - PTO-336L (rev. 10-78)																	
14 1991																	
PARTS OF APPLICATION FILED SEPARATELY																	
NOTICE OF ALLOWANCE MAILED		PREPARED FOR ISSUE/2-7-89						CLAIMS ALLOWED									
11-29-89		V. N. TRANS Assistant Examiner		Peggy Hand Docket Clerk				Total Claims 20		Print Claim 1/21							
ISSUE FEE		FELIX D. GRUBER PRIMARY EXAMINER ART UNIT 234 Primary Examiner						DRAWING									
Amount Due 620.00		Date Paid 2/21/90						Sheets Drawg. 12 15		Figs. Drawg. 17		Print Figs. 3					
Label Area		ISSUE CLASSIFICATION						ISSUE BATCH NUMBER RCL000001									
		Class 364		Subclass 490													
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 305. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.																	



140821

APPROVED FOR LICEN

INITIALS \_\_\_\_\_

Entered  
or  
Counted

## CONTENTS

Received  
or  
Mailed

1.	Application <input checked="" type="checkbox"/> papers.	
2.	Prior Art	Jan. 13, 1988
3.	Letter of Rejection (3ms)	JAN 18, 1989
4.	Power To Inspect	Jan 31, 1989
5.	Prior Art	April 20, 1989
6.	Amend. A	April 20, 1989
7.	Final Rej. (3ms)	Aug. 15, 1989
8.	Letter Re Interview	Oct. 19, 1989
9.	Amend. B (3)	Nov. 20, 1989
10.	Notice of Allow	Nov 29, 1989
11.	Formal Draw. (12)	1-4-90
12.	PTO GRANT MAY 01 1990	
13.	Req. C. & C. R. 322	9-18-90
14.		
15.		
16.		
17.		
18.		
19.		
20.		
21.		
22.		
23.		
24.		
25.		
26.		
27.		
28.		
29.		
30.		
31.		
32.		

RCL000002

### ISSUE CLASSIFICATION SLIP

U.S. DEPARTMENT OF COMMERCE  
BUREAU OF PATENT AND TRADEMARK OFFICE

Claim	Date
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	

RCL000003

# INDEX OF CLAIMS

Claim	Date
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	

Claim	Date
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	

SYMBOLS  
 ✓ Rejected  
 ✗ Allowed  
 - (Through numeral) Cancelled  
 + Restricted  
 N Non-elected  
 I Interference  
 A Appeal  
 O Opposed

RCL000004

[illegible]

INTERFERENCE SEARCHED			
Class	Sub.	Date	Exmr.
364	88-401 S21 JF	11/24/88	27

SEARCH NOTES		
	Date	Exmr.

RCL000005

CA. DOCKET NO.: 3868-2  
 ORDER NO.: 5749  
 DATE: January 13, 1988

THE COMMISSIONER OF PATENTS AND TRADEMARKS  
 Washington, D.C. 20231

"Express Mail" mailing label number B47691822  
 Date of Deposit January 13, 1988

Sir:

Transmitted herewith for filing is  
 the patent application of:

Inventor(s): Hideaki Kobayashi and  
 Masahiro Shindo

For: KNOWLEDGE BASED METHOD AND  
 APPARATUS FOR DESIGNING  
 INTEGRATED CIRCUITS USING  
 FUNCTIONAL SPECIFICATIONS

I hereby certify that this paper or fee is being deposited  
 with the United States Postal Service "Express Mail  
 Registered Address" service under 37 CFR 1.10  
 on the date indicated above and is addressed to the  
 Commissioner of Patents and Trademarks, Washington,  
 D. C. 20231.

James L. Hicks

Enclosed are:

- [X] 3 sets of formal drawings (15 sheets to a set)  
 [X] An assignment of the invention to: International Chip Corporation  
and Ricoh Company, Ltd.  
 [ ] A verified statement to establish small entity status under 37 CFR 1.9  
 and 37 CFR 1.27  
 [X] Information Disclosure Statement  
 The filing fee has been calculated as shown below:

FOR:	(Col. 1)	(Col. 2)	SMALL ENTITY		OTHER THAN	
	NO. FILED	NO. EXTRA	RATE	FEE	SMALL ENTITY	RATE FEE
BASIC FEE:				\$ 170		\$ 340
TOTAL CLAIMS: <u>30</u> - 20 = * <u>10</u>			x 6 = \$		OR x 12 = \$	120
INDEP CLAIMS: <u>6</u> - 3 = * <u>3</u>			x 17 = \$		OR x 34 = \$	102
[ ] MULTIPLE DEPENDENT CLAIM PRESENTED			+ 55 = \$		OR +110 = \$	0
*If the difference in Col. 1 is less than zero, enter "0" in Col. 2.			TOTAL: \$		OR TOTAL: \$	562

- [ ] A check in the amount of \$\_\_\_\_\_ to cover the filing fee is enclosed.
- [X] A check in the amount of \$ 569.00 to cover the filing fee PLUS THE  
 ASSIGNMENT RECORDING FEE (additional \$7) is enclosed.
- [X] The Commissioner is hereby authorized to charge payment of the following  
 fees associated with this communication or credit any overpayment to  
 Deposit Account No. 16-0605. A duplicate copy of this sheet is  
 enclosed.  
 [X] Any additional filing fees required under 37 CFR 1.16.  
 [X] Any patent application processing fees under 37 CFR 1.17.
- [X] The Commissioner is hereby authorized to charge payment of the following  
 fees during the pendency of this application or credit any overpayment  
 to Deposit Account No. 16-0605. A duplicate of this sheet is enclosed.  
 [X] Any patent application processing fees under 37 CFR 1.17.  
 [ ] The issue fee set in 37 CFR 1.18 at or before mailing of the  
 Notice of Allowance, pursuant to 37 CFR 1.311(b).  
 [X] Any filing fees under 37 CFR 1.16 for presentation of extra claims.

Respectfully submitted,

*Raymond O. Linker, Jr.*  
 Raymond O. Linker, Jr. Reg. No. 26,419  
 Attorney of Record

Bell, Seltzer, Park & Gibson, PA  
 Post Office Drawer 34009  
 Charlotte, North Carolina 28234  
 Telephone: (704) 377-1561

RCL000006

PATENT APPLICATION SERIAL NO. 143821

U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICE  
FEE RECORD SHEET

080 01/27/88 143821  
080 01/27/88 143821  
080 01/27/88 143821

1 101	340.00 CK
1 103	120.00 CK
1 102	102.00 CK



KNOWLEDGE BASED METHOD AND APPARATUS  
FOR DESIGNING INTEGRATED CIRCUITS  
USING FUNCTIONAL SPECIFICATIONS

340.00 / 101  
120.00 - 103  
102.00 - 102  
11801

Field and Background of the Invention

This invention relates to the design of integrated circuits, and more particularly relates to a computer-aided method and apparatus for designing integrated circuits.

5 An application specific integrated circuit (ASIC) is an integrated circuit chip designed to perform a specific function, as distinguished from standard, general purpose integrated circuit chips, such as microprocessors, memory chips, etc. A highly skilled design engineer having specialized knowledge in  
10 VLSI circuit design is ordinarily required to design an ASIC. In the design process, the VLSI design engineer will consider the particular objectives to be accomplished and tasks to be performed by the integrated circuit and will create structural level design specifications which define the various hardware  
15 components required to perform the desired function, as well as the interconnection requirements between these components. A system controller must also be designed for synchronizing the operations of these components. This requires an extensive and all encompassing knowledge of the various hardware components  
20 required to achieve the desired objectives, as well as their interconnection requirements, signal level compatibility, timing compatibility, physical layout, etc. At each design step, the designer must do tedious analysis. The design specifications created by the VLSI design engineer may, for example, be in the  
25 form of circuit schematics, parameters or specialized hardware description languages (HDLs).

From the structural level design specifications, the description of the hardware components and interconnections is

RCL000008



converted to a physical chip layout level description which describes the actual topological characteristics of the integrated circuit chip. This physical chip layout level description provides the mask data needed for fabricating the  
5 chip.

Due to the tremendous advances in very large scale integration (VLSI) technology, highly complex circuit systems are being built on a single chip. With their complexity and the demand to design custom chips at a faster rate, in large  
10 quantities, and for an ever increasing number of specific applications, computer-aided design (CAD) techniques need to be used. CAD techniques have been used with success in design and verification of integrated circuits, at both the structural level and at the physical layout level. For example, CAD systems have  
15 been developed for assisting in converting VLSI structural level descriptions of integrated circuits into the physical layout level topological mask data required for actually producing the chip. Although the presently available computer-aided design systems greatly facilitate the design process, the current  
20 practice still requires highly skilled VLSI design engineers to create the necessary structural level hardware descriptions.

There is only a small number of VLSI designers who possess the highly specialized skills needed to create structural level integrated circuit hardware descriptions. Even with the  
25 assistance of available VLSI CAD tools, the design process is time consuming and the probability of error is also high because of human involvements. There is a very significant need for a better and more cost effective way to design custom integrated circuits.

Summary of the Invention

In accordance with the present invention a CAD (computer-aided design) system and method is provided which enables a user to define the functional requirements for a desired target integrated circuit, using an easily understood functional level representation, and which generates therefrom the detailed information needed for directly producing an application specific integrated circuit (ASIC) to carry out those specific functions. Thus, the present invention, for the first time, opens the possibility for the design and production of ASICs by designers, engineers and technicians who may not possess the specialized expert knowledge of a highly skilled VLSI design engineer.

The functional specifications of the desired ASIC can be defined in a suitable manner, such as in list form or preferably in a flowchart format. The flowchart is a highly effective means of describing a sequence of logical operations, and is well understood by software and hardware designers of varying levels of expertise and training. From the flowchart (or other functional specifications), the system and method of the present invention translates the functional specifications into a structural level definition of an integrated circuit, which can be used directly to produce the ASIC. The structural level definition includes a list of the integrated circuit hardware cells needed to achieve the functional specifications. These cells are selected from a cell library of previously designed hardware cells of various functions and technical specifications. The system also generates data paths among the selected hardware cells. In addition, the present invention generates a system controller and control paths for the selected integrated circuit

hardware cells. The list of hardware cells and their interconnection requirements may be represented in the form of a netlist. From the netlist it is possible using either known manual techniques or existing VLSI CAD layout systems to generate  
5 the detailed chip level geometrical information (e.g. mask data) required to produce the particular application specific integrated circuit in chip form.

The preferred embodiment of the system and method of the present invention which is described more fully hereinafter  
10 is referred to as a Knowledge Based Silicon Compiler (KBSC). The KBSC is an ASIC design methodology based upon artificial intelligence and expert systems technology. The user interface of KBSC is a flowchart editor which allows the designer to represent VLSI systems in the form of a flowchart. The KBSC  
15 utilizes a knowledge based expert system, with a knowledge base extracted from expert ASIC designers with a high level of expertise in VLSI design to generate from the flowchart a netlist which describes the selected hardware cells and their interconnection requirements.

20 Brief Description of the Drawings

The invention will be better understood by reference to the detailed description which follows, taken in connection with the accompanying drawings, in which --

Figure 1a illustrates a functional level design  
25 representation of a portion of a desired target circuit, shown in the form of a flowchart;

Figure 1b illustrates a structural level design representation of an integrated circuit;

Figure 1c illustrates a design representation of a circuit at a physical layout level, such as would be utilized in the fabrication of an integrated circuit chip;

Figure 2 is a block schematic diagram showing how  
5 integrated circuit mask data is created from flowchart descriptions by the KBSC system of the present invention;

Figure 3 is a somewhat more detailed schematic illustration showing the primary components of the KBSC system;

Figure 4 is a schematic illustration showing how the  
10 ASIC design system of the present invention draws upon selected predefined integrated circuit hardware cells from a cell library;

Figure 5 is an example flowchart defining a sequence of functional operations to be performed by an integrated circuit;

Figure 6 is a structural representation showing the  
15 hardware blocks and interconnection requirements for the integrated circuit defined in Figure 5;

Figure 7 is an illustration of the flowchart editor window;

Figure 8 is an illustration of the flowchart simulator  
20 window;

Figure 9 is an illustration of the steps involved in cell list generation;

Figure 10 is an example flowchart for a vending machine system;

25 Figure 11 illustrates the hardware components which correspond to each of the three macros used in the flowchart of Figure 10;

Figure 12 is an initial block diagram showing the hardware components for an integrated circuit as defined in the  
30 flowchart of Figure 10;

Figure 13 is a block diagram corresponding to Figure 12 showing the interconnections between blocks;

Figure 14 is a block diagram corresponding to Figure 13 after register optimization; and

5 Figure 15 is a block diagram corresponding to Figure 14 after further optimization.

#### Detailed Description of Illustrative Embodiments

Figures 1a, 1b and 1c illustrate three different levels of representing the design of an integrated circuit. Figure 1a shows a functional (or behavioral) <sup>architecture independent</sup> representation<sub>A</sub> in the form of a flowchart. A flowchart is a graphic representation of an algorithm and consists of two kinds of blocks or states, namely actions and conditions (decisions). Actions are conventionally represented in the flowchart by a rectangle<sub>A</sub> <sup>or box</sup> and conditions are represented by a diamond. Transitions between actions and conditions are represented by lines with arrows. Figure 1b illustrates a structural (or logic) level representation of an integrated circuit. In this representation, blocks are used to represent integrated<sub>A</sub> <sup>architecture specific</sup> circuit hardware components for performing various functions, and the lines interconnecting the blocks represent paths for the flow of data or control signals between the blocks. The blocks may, for example, represent hardware components such as adders, comparators, registers, system controllers, etc. Figure 1c illustrates a physical layout level representation of an integrated circuit design, which provides the detailed mask data necessary to actually manufacture the devices and conductors which together comprise integrated circuit.

As noted earlier, the design of an integrated circuit at the structural level requires a design engineer with highly

specialized skills and expertise in VLSI design. In the KBSC system of the present invention, however, integrated circuits can be designed at a functional level because the expertise in VLSI design is provided and applied by the invention. Allowing the

5 designer to work with flowcharts instead of logic circuit schematics simplifies the task of designing custom integrated circuits, making it quicker, less expensive and more reliable. The designer deals with an algorithm using simple flowcharts at a behavioral <sup>or architecture independent functional</sup> level, and needs to know only the necessary logical

10 steps to complete a task, rather than the specific means for accomplishing the task. Designing with flowcharts requires less work in testing because flowcharts allow the designer to work much closer to the algorithm. On the other hand, previously existing VLSI design tools require the designer to represent an

15 algorithm with complex circuit schematics at a structural level, therefore requiring more work in testing. Circuit schematics make it harder for the designer to cope with the algorithm function which needs to be incorporated into the target design because they intermix the hardware and functional considerations.

20 Using flowcharts to design custom integrated circuits will allow a large number of system designers to access VLSI technology, where previously only a small number of designers had the knowledge and skills to create the necessary structural level hardware descriptions.

25 The overall system flow is illustrated in Figure 2. The user enters the functional specifications of the circuit into the knowledge based silicon compiler (KBSC) 10 in the form of a flowchart 11. The KBSC 10 then generates a netlist 15 from the flowchart. The netlist 15 includes a custom generated system

30 controller, all other hardware cells required to implement the

necessary operations, and interconnection information for connecting the hardware cells and the system controller. The netlist can be used as input to any existing VLSI layout and routing tool 16 to create mask data 18 for geometrical layout.

5

#### System Overview

The primary elements or modules which comprise the KBSC system are shown in Figure 3. In the embodiment illustrated and described herein, these elements or modules are in the form of software programs, although persons skilled in the appropriate  
10 art will recognize that these elements can easily be embodied in other forms, such as in hardware.

Referring more particularly to Figure 3, it will be seen that the KBSC system 10 includes a program 20 called EDSIM, which comprises a flowchart editor 21 for creating and editing  
15 flowcharts and a flowchart simulator 22 for simulation and verification of flowcharts. Actions to be performed by each of the rectangles represented in the flowchart are selected from a macro library 23. A program 30 called PSCS (path synthesizer and cell selector) includes a data and control path synthesizer  
20 module 31, which is a knowledge based system for data and control path synthesis. PSCS also includes a cell selector 32 for selecting the cells required for system design. The cell selector 32 selects from a cell library 34 of previously designed hardware cells the appropriate cell or cells required to perform  
25 each action and condition represented in the flowchart. A controller generator 33 generates a custom designed system controller for controlling the operations of the other hardware cells. The knowledge base 35 contains ASIC design expert knowledge required for data path synthesis and cell selection.  
30 Thus, with a functional flowchart input, PSCS generates a system



controller, selects all other hardware cells, generates data and control paths, and generates a netlist describing all of this design information.

The KBSC system employs a hierarchal cell selection  
5 ASIC design approach, as is illustrated in Figure 4. Rather than generating every required hardware cell from scratch, the system draws upon a cell library 34 of previously designed, tested and proven hardware cells of various types and of various functional capabilities with a given type. The macro library 23 contains a  
10 set of macros defining various actions which can be specified in the flowchart. For each macro function in the macro library 23 there may be several hardware cells in the cell library 34 of differing geometry and characteristics capable of performing the specified function. Using a rule based expert system with a  
15 knowledge base 35 extracted from expert ASIC designers, the KBSC system selects from the cell library 34 the optimum cell for carrying out the desired function.

Referring again to Figure 3, the cells selected by the cell selector 32, the controller information generated by the  
20 controller generator 33 and the data and control paths generated by the data/control path synthesizer 31 are all utilized by the PSCS program 30 to generate the netlist 15. The netlist is a list which identifies each block in the circuit and the interconnections between the respective inputs and outputs of  
25 each block. The netlist provides all the necessary information required to produce the integrated circuit. Computer-aided design systems for cell placement and routing are commercially available which will receive netlist data as input and will lay out the respective cells in the chip, generate the necessary

routing, and produce mask data which can be directly used by a chip foundry in the fabrication of integrated circuits.

#### System Requirements

The KBSC system can be operated on a suitable programed  
5 general purpose digital computer. By way of example, one  
embodiment of the system is operated in a work station  
environment such as Sun3 and VAXStation-II/GPX Running UNIX  
Operating System and X Window Manager. The work station requires  
a minimum of 8 megabytes of main storage and 20 megabytes of hard  
10 disk space. The monitor used is a color screen with 8-bit  
planes. The software uses C programming language and INGRES  
relational data base.

The human interface is mainly done by the use of pop up  
menus, buttons, and a special purpose command language. The  
15 permanent data of the integrated circuit design are stored in the  
data base for easy retrieval and update. Main memory stores the  
next data temporarily, executable code, design data (flowchart,  
logic, etc.), data base (cell library), and knowledge base. The  
CPU performs the main tasks of creating and simulating flowcharts  
20 and the automatic synthesis of the design.

#### Flowchart Example

To describe the mapping of a flowchart to a netlist,  
consider an example flowchart shown in Figure 5, which is of part  
of a larger overall system. In this illustrative flowchart, two  
25 variables, VAL1 and VAL2 are compared and if they are equal, they  
are added together. In this instance, the first action (Action  
1) involves moving the value of variable VAL1 to register A. The  
second action comprises moving the value of variable VAL2 to  
register B. Condition 1 comprises comparing the values in

registers A and B. Action 3 comprises adding the values of registers A and B and storing the result in register C.

In producing an integrated circuit to carry out the function defined in Figure 5, the KBSC maps the flowchart description of the behavior of the system to interconnection requirements between hardware cells. The hardware cells are controlled by a system controller which generates all control signals. There are two types of variables involved in a system controller:

10 (1) Input variables: These are generated by hardware cells, and/or are external input to the controller. These correspond to conditions in the flowchart.

(2) Output variables: These are generated by the system controller and correspond to actions in the flowchart.

15 Figure 6 illustrates the results of mapping the flowchart of Figure 5 onto hardware cells. The actions and the conditions in the flowchart are used for cell selection and data and control path synthesis. The VAL1 register and VAL2 register and the data paths leading therefrom have already been allocated in actions occurring before Action 1 in our example. Action 1 causes generation of the data register A. Similarly, Action 2 causes the allocation of data register B. The comparator is allocated as a result of the comparison operation in Condition 1. The comparison operation is accomplished by 1) selecting a  
20 comparator cell, 2) mapping the inputs of the comparator cell to registers A and B, 3) generating data paths to connect the comparator with the registers A and B and 4) generating input variables corresponding to equal to, greater than, and less than for the system controller. Similarly the add operation in Action

3 causes selection of the adder cell, mapping of the adder parameters to the registers and creating the data paths.

Following this methodology, a block list can be generated for a given flowchart. This block list consists of a system controller and as many other blocks as may be required for performing the necessary operations. The blocks are connected with data paths, and the blocks are controlled by the system controller through control paths. These blocks can be mapped to the cells selected from a cell library to produce a cell list.

#### 10 Interactive Flowchart Editor and Simulator

The creation and verification of the flowchart is the first step in the VLSI design methodology. The translation from an algorithm to an equivalent flowchart is performed with the Flowchart Editor 21 (Figure 3). The verification of the edited flowchart is performed by the Flowchart Simulator 22. The Flowchart Editor and Simulator are integrated into one working environment for interactive flowchart editing, with a designer friendly interface.

EDSIM is the program which contains the Flowchart Editor 21 and the Flowchart Simulator 22. It also provides functions such as loading and saving flowcharts. EDSIM will generate an intermediate file, called a statelist, for each flowchart. This file is then used by the PSCS program 30 to generate a netlist.

#### 25 Flowchart Editor

The Flowchart Editor 21 is a software module used for displaying, creating, and editing the flowchart. This module is controlled through the flowchart editing window illustrated in Figure 7. Along with editing functions the Flowchart Editor also provides checking of design errors.

The following is a description of the operations of the Flowchart Editor. The main editing functions include, create, edit, and delete states, conditions, and transitions. The create operation allows the designer to add a new state, condition, or transitions to a flowchart. Edit allows the designer to change the position of a state, condition or transition, and delete allows the designer to remove a state, condition or transition from the current flowchart. States which contain actions are represented by boxes, conditions are represented by diamonds, and transitions are represented by lines with arrows showing the direction of the transition.

Edit actions allows the designer to assign actions to each box. These actions are made up of macro names and arguments. An example of arguments is the setting and clearing of external signals. A list of basic macros available in the macro library 23 is shown in Table 1.

TABLE 1

	Macro	Description
5	ADD (A,B,C)	$C = A + B$
	SUB (A,B,C)	$C = A - B$
10	MULT (A,B,C)	$C = A * B$
	DIV (A,B,C)	$C = A \text{ div } B$
15	DECR (A)	$A = A - 1$
	INCR (A)	$A = A + 1$
	CLR (A)	$A = 0$
20	REG (A,B)	$B = A$
	CMP (A,B)	Compare A to B and set EQ,LT,GT signals
25	CMPO (A)	Compare A to 0 and set EQ,LT,GT signals
	NEGATE (A)	$A = \text{NOT } (A)$
	MOD (A,B,C)	$C = A \text{ Modulus } B$
30	POW (A,B,C)	$C = A^B$
	DC2 (A,S1,S2,S3,S4)	Decode A into S1,S2,S3,S4
35	EC2 (S1,S2,S3,S4,A)	Encode S1,S2,S3,S4 into A
	MOVE (A,B)	$B = A$
40	CALL sub-flowchart (A,B,...)	Call a sub-flowchart. Pass A,B...
	START (A,B,...)	Beginning state of a sub-flowchart
45	STOP (A,B,...)	Ending state of a sub-flowchart

The Flowchart Editor also provides a graphical display of the flowchart as the Flowchart Simulator simulates the

50 flowchart. This graphical display consists of boxes, diamonds, and lines as shown in Figure 7. All are drawn on the screen and look like a traditional flowchart. By displaying the flowchart



on the screen during simulation it allows the designer to design and verify the flowchart at the same time.

#### Flowchart Simulator

The Flowchart Simulator 22 is a software module used for simulating flowcharts. This module is controlled through the simulator window illustrated in Figure 8. The Flowchart Simulator simulates the transitions between states and conditions in a flowchart. The following is a list of the operations of the Flowchart Simulator:

- 10           edit data - Change the value of a register or memory.
- set state - Set the next state to be simulated.
- set detail or summary display - Display summary or detail information during simulation.
- set breaks - Set a breakpoint.
- 15           clear breaks - Clear all breakpoints.
- show breaks - Display current breakpoints.
- step - Step through one transition.
- execute - Execute the flowchart.
- stop - Stop executing of the flowchart. ✓
- 20           history ON or history OFF - Set history recording on or off.
- cancel - Cancel current operation.
- help - Display help screen.
- close - Close the simulator window.
- 25           The results of the simulation are displayed within the simulator window. Also the editor window will track the flowchart as it is being simulated. This tracking of the flowchart makes it easy to edit the flowchart when an error is found.

### Cell Selection

The Cell Selector 32 is a knowledge based system for selecting a set of optimum cells from the cell library 34 to implement a VLSI system. The selection is based on functional descriptions in the flowchart, as specified by the macros assigned to each action represented in the flowchart. The cells selected for implementing a VLSI system depend on factors such as cell function, fabrication technology used, power limitations, time delays etc. The cell selector uses a knowledge base  
10 extracted from VLSI design experts to make the cell selection.

To design a VLSI system from a flowchart description of a user application, it is necessary to match the functions in a flowchart with cells from a cell library. This mapping needs the use of artificial intelligence techniques because the cell  
15 selection process is complicated and is done on the basis of a number of design parameters and constraints. The concept used for cell selection is analogous to that used in software compilation. In software compilation a number of subroutines are linked from libraries. In the design of VLSI systems, a  
20 functional macro can be mapped to library cell.

Figure 4 illustrates the concept of hierarchical cell selection. The cell selection process is performed in two steps:

- (1) selection of functional macros
- (2) selection of geometrical cells

25 A set of basic macros is shown in Table 1. A macro corresponds to an action in the flowchart. As an example, consider the operation of adding A and B and storing the result in C. This function is mapped to the addition macro ADD(X, Y, Z). The flowchart editor and flowchart simulator are used to  
30 draw the rectangles, diamonds and lines of the flowchart, to

assign a macro selected from the macro library 23 to each action represented in the flowchart, and to verify the functions in flowcharts. The flowchart is converted into an intermediate form (statelist) and input to the Cell Selector.

5           The Cell Selector uses a rule based expert system to select the appropriate cell or cells to perform each action. If the cell library has a number of cells with different geometries for performing the operation specified by the macro, then an appropriate cell can be selected on the basis of factors such as  
10 cell function, process technology used, time delay, power consumption, etc.

          The knowledge base of Cell Selector 32 contains information (rules) relating to:

- (1) selection of macros
- 15       (2) merging two macros
- (3) mapping of macros to cells
- (4) merging two cells
- (5) error diagnostics

          The above information is stored in the knowledge base  
20 35 as rules.

#### Cell List Generation

          Figure 9 shows the cell list generation steps. The first step of cell list generation is the transformation of the flowchart description into a structure that can be used by the  
25 Cell Selector. This structure is called the statelist. The blocklist is generated from the statelist by the inference engine. The blocklist contains a list of the functional blocks to be used in the integrated circuit. Rules of the following type are applied during this stage.

- map arguments to data paths
- map actions to macros
- connect these blocks

Rules also provide for optimization and error

5 diagnostics at this level.

The cell selector maps the blocks to cells selected from the cell library 34. It selects an optimum cell for a block. This involves the formulation of rules for selecting appropriate cells from the cell library. Four types of  
10 information are stored for each cell. These are:

(1) functional level information: description of the cell at the register transfer level.

(2) logic level information: description in terms of flip-flops and gates.

15 (3) circuit level information: description at the transistor level.

(4) Layout level information: geometrical mask level specification.

The attributes of a cell are:

- 20 - cell name
- description
- function
- width
- height
- 25 - status
- technology
- minimum delay
- typical delay
- maximum delay
- 30 - power

- file
- designer
- date
- comment
- 5       - inspector

In the cell selection process, the above information can be used. Some parameters that can be used to map macros to cells are:

- (1) name of macro
- 10       (2) function to be performed
- (3) complexity of the chip
- (4) fabrication technology
- (5) delay time allowed
- (6) power consumption
- 15       (7) bit size of macro data paths

#### Netlist Generation

The netlist is generated after the cells have been selected by PSCS. PSCS also uses the macro definitions for connecting the cell terminals to other cells. PSCS uses the  
20 state-to-state transition information from an intermediate form representation of a flowchart (i.e. the statelist) to generate a netlist. PSCS contains the following knowledge for netlist generation:

- 1) Data path synthesis
- 25       2) Data path optimization
- 3) Macro definitions
- 4) Cell library
- 5) Error detection and correction

The above information is stored in the knowledge base  
30 35 as rules. Knowledge engineers help in the formulation of

these rules from ASIC design experts. The macro library 23 and the cell library 34 are stored in a database of KBSC.

A number of operations are performed by PSCS. The following is a top level description of PSCS operations:

- 5           (1) Read the flowchart intermediate file and build a statelist.
- (2) current\_context = START
- (3) Start the inference engine and load the current context rules.
- 10          (4) Perform one of the following operations depending upon current\_context:
  - (a) Modify the statelist for correct implementation.
  - (b) Create blocklist, macrolist and datapaths. ✓
  - 15       (c) Optimize blocklist and datapath list and perform error checks.
  - (d) Convert blocks to cells.
  - (e) Optimize cell list and perform error checks.
  - (f) Generate netlist.
  - 20       (g) Optimize netlist and perform error checks and upon completion Goto 7.
- (5) If current\_context has changed, load new context rules.
- (6) Goto 4.
- 25       (7) Output netlist file and stf files and Stop.

In the following sections, operations mentioned in step 4 are described. The Rule Language and PSCS display are also described.



### Rule Language

The rule language of PSCS is designed to be declarative and to facilitate rule editing. In order to make the expert understand the structure of the knowledge base, the rule language provides means for knowledge representation. This will enable the format of data structures to be stated in the rule base, which will enable the expert to refer to them and understand the various structures used by the system. For example, the expert can analyze the structure of wire and determine its components. The expert can then refer these components into rules. If a new object has to be defined, then the expert can declare a new structure and modify some existing structure to link to this new structure. In this way, the growth of the data structures can be visualized better by the expert. This in turn helps the designer to update and append rules.

The following features are included in the rule language:

- i) Knowledge representation in the form of a record structure.
- ii) Conditional expressions in the antecedent of a rule.
- iii) Facility to create and destroy structure in rule actions.
- iv) The assignment statement in the action of a rule.
- v) Facility for input and output in rule actions.
- vi) Provide facility to invoke C functions from rule actions.

The rule format to be used is as follows: ✓

```

Rule <number> <context>
If {
  <if-clause>
}
Then {
  <then-clause>
}

where <number>      : rule number
      <context>     : context in which this rule is
                    : active
      <if-clause>    : the condition part of the rule
      <then-clause> : the action part of the rule

```

#### Inference Strategy

The inference strategy is based on a fast pattern matching algorithm. The rules are stored in a network and the requirement to iterate through the rules is avoided. This speeds up the execution. The conflict resolution strategy to be used is based on the following:

- (1) The rule containing the most recent data is selected.
- (2) The rule which has the most complex condition is selected.
- (3) The rule declared first is selected.

#### Rule Editor

PSCS provides an interactive rule editor which enables the expert to update the rule set. The rules are stored in a database so that editing capabilities of the database package can be used for rule editing. To perform this operation the expert needs to be familiar with the various knowledge structures and the inferencing process. If this is not possible, then the help of a knowledge engineer is needed.

PSCS provides a menu from which various options can be set. Mechanisms are provided for setting various debugging flags and display options, and for the overall control of PSCS.

Facility is provided to save and display the blocklist  
 5 created by the user. The blocklist configuration created by the user can be saved in a file and later be printed with a plotter. Also the PSCS display can be reset to restart the display process.

PSCS Example Rules:

```

10      Rule 1
        IF no blocks exist
        THEN
            generate a system controller.

        Rule 2
15      IF a state exists which has a macro AND
        this macro has not been mapped to a block
        THEN
            find a corresponding macro in the library
            and generate a block for this macro.

        Rule 3
20      IF there is a transition between two
        states AND there are macros in these
        states using the same argument
        THEN
25      make a connection from a register
        corresponding to the first macro to
        another register corresponding to the
        second macro.

        Rule 4
30      IF a register has only a single connection
        from another register
        THEN
            combine these registers into
            a single register.

        Rule 5
35      IF there are two comparators AND
        input data widths are of the same size AND
        one input of these is same AND
        the outputs of the comparators are used to
40      perform the same operation.
        THEN
            combine these comparators into
            a single comparator.
  
```

Rule 6  
 IF there is a data without a register  
 THEN  
 allocate a register for this data.

5

Rule 7  
 IF all the blocks have been interconnected AND  
 a block has a few terminals not connected  
 THEN  
 remove the block and its terminals, or  
 issue an error message.

10

Rule 8  
 IF memory is to be used, but a block has not  
 been created for it  
 THEN  
 create a memory block with data,  
 address, read and write data and  
 control terminals.

15

Rule 9  
 IF a register has a single connection to  
 a counter  
 THEN  
 combine the register and the counter;  
 remove the register and its terminals.

20

Rule 10  
 IF there are connections to a terminal of  
 a block from many different blocks  
 THEN  
 insert a multiplexor;  
 remove the connections to the terminals and  
 connect them to the input of the multiplexor;  
 connect the output of the  
 multiplexor to the input of the block.

25

30

Additional rules address the following points:

- 35
- remove cell(s) that can be replaced by using the  
 outputs of other cell(s)
  - reduce multiplexor trees
  - use fan-out from the cells, etc.

Soft Drink Vending Machine Controller Design Example

40

The following example illustrates how the previously  
 described features of the present invention are employed in the  
 design of an application specific integrated circuit (ASIC). In  
 this illustrative example the ASIC is designed for use as a

vending machine controller. The vending machine controller receives a signal each time a coin has been deposited in a coin receiver. The coin value is recorded and when coins totalling the correct amount are received, the controller generates a  
 5 signal to dispense a soft drink. When coins totalling more than the cost of the soft drink are received, the controller dispenses change in the correct amount.

This vending machine controller example is patterned after a textbook example used in teaching digital system  
 10 controller design. See Fletcher, William I., An Engineering Approach to Digital Design, Prentice-Hall, Inc., pp. 491-505. Reference may be made to this textbook example for a more complete explanation of this vending machine controller requirements, and for an understanding and appreciation of the  
 15 complex design procedures prior to the present invention for designing the hardware components for a controller.

Figure 10 illustrates a flowchart for the vending machine controller system. This flowchart would be entered into the KBSC system by the user through the flowchart editor.  
 20 Briefly reviewing the flowchart, the controller receives a coin present signal when a coin is received in the coin receiver. State0 and cond0 define a waiting state awaiting deposit of a coin. The symbol CP represents "coin present" and the symbol !CP represents "coin not present". State1 and cond1 determine when  
 25 the coin has cleared the coin receiver. At state20, after receipt of a coin, the macro instruction ADD3.1 (lc, cv, sum) instructs the system to add lc (last coin) and cv (coin value) and store the result as sum. The macro instruction associated with state21 moves the value in the register sum to cv. The  
 30 macro CMP.1 at state22 compares the value of cv with PR (price of

soft drink) and returns signals EQ, GT and LT. The condition  
cond2 tests the result of the compare operation CMP.1. If the  
result is "not greater than" (!GT.CMP.1), then the condition  
cond3 tests to see whether the result is "equal" (EQ.CMP.1). If  
5 the result is "not equal" (!EQ.CMP.1), then control is returned  
to state0 awaiting the deposit of another coin. If cond3 is EQ,  
then state4 generates a control signal to dispense a soft drink  
(dropop) and the macro instruction CLR.1(cv) resets cv to zero  
awaiting another customer.

10 If the total coins deposited exceed the price, then  
state30 produces the action "returncoin". Additionally, the  
macro DECR.1 (cv) reduces the value of cv by the amount of the  
returned coin. At state31 cv and PR are again compared. If cv  
is still greater than PR, then control passes to state30 for  
15 return of another coin. The condition cond5 tests whether the  
result of CMP.2 is EQ and will result in either dispensing a  
drink (dropop) true or branching to state0 awaiting deposit of  
another coin. The macros associated with the states shown in  
Figure 10 correspond to those defined in Table 1 above and define  
20 the particular actions which are to be performed at the  
respective states.

Appendix A shows the intermediate file or "statelist"  
produced from the flowchart of Figure 10. This statelist is  
produced as output from the EDSIM program 20 and is used as input  
25 to the PSCS program 30 (Figure 3).

Figure 11 illustrates for each of the macros used in  
the flowchart of Figure 10, the corresponding hardware blocks.  
It will be seen that the comparison macro CMP (A,B) results in  
the generation of a register for storing value A, a register for  
30 storing value B, and a comparator block and also produces control



paths to the system controller for the EQ, LT, and GT signals generated as a result of the comparison operation. The addition macro ADD (A,B,C) results in the generation of a register for each of the input values A and B, a register for the output value C, and in the generation of an adder block. The macro DECR (A) results in the generation of a counter block. The PSCS program maps each of the macros used in the flowchart of Figure 10 to the corresponding hardware components results in the generation of the hardware blocks shown in Figure 12. In generating the illustrated blocks, the PSCS program 30 relied upon rules 1 and 2 of the above listed example rules.

Figure 13 illustrates the interconnection of the blocks of Figure 12 with data paths and control paths. Rule 3 was used by the data/control path synthesizer program 31 in mapping the data and control paths.

Figure 14 shows the result of optimizing the circuit by applying rule 4 to eliminate redundant registers. As a result of application of this rule, the registers R2, R3, R7, R8, and R9 in Figure 13 were removed. Figure 15 shows the block diagram after further optimization in which redundant comparators are consolidated. This optimization is achieved in the PSCS program 30 by application of rule 5.

Having now defined the system controller block, the other necessary hardware blocks and the data and control paths for the integrated circuit, the PSCS program 30 now generates a netlist 15 defining these hardware components and their interconnection requirements. From this netlist the mask data for producing the integrated circuit can be directly produced using available VLSI CAD tools.

## Appendix A

```

name rpop ;
data path @ic<0:5>, cv<0:5>, sum<0:5>, @pr<0:5>;
{
state4 : state0;
state30 : state31;
state21 : state22;
state20 : state21;

state0 :: !cp state0;
state0 :: cp state1;
state1 :: cp state1;
state1 :: !cp state20;
state22 :: GT.CMP.1 state30;
state22 :: !GT.CMP.1*EQ.CMP.1 state4;
state22 :: !GT.CMP.1*!EQ.CMP.1 state0;
state31 :: GT.CMP.2 state30;
state31 :: !GT.CMP.2*EQ.CMP.2 state4;
state31 :: !GT.CMP.2*!EQ.CMP.2 state0;

state30 :: returncoin;
state30 :: DECR.1(cv);
state4 :: droppop;
state4 :: CLR.1(cv);
state31 :: CMP.2(cv,pr);
state22 :: CMP.1(cv,pr);
state21 :: MOVE.1(sum,cv);
state20 :: ADD3.1(ic,cv,sum);
}

```

THAT WHICH I CLAIMED IS:

1. A computer-aided design system for designing an application specific integrated circuit directly from functional specifications for the integrated circuit, comprising  
input means operable by a user for defining  
5 functional specifications for the integrated circuit, and  
computer operated means for translating the functional specifications into a structural level definition of an integrated circuit.
2. The system as defined in Claim 1 wherein said functional specifications are comprised of a series of actions and conditions and wherein said structural level definition are comprised of blocks and interconnections between blocks.
3. The system as defined in Claim 1 wherein said input means comprises flow chart editor means for creating a flow chart having elements representing a series of actions and conditions which describe the functional specifications for the  
5 integrated circuit.
4. The system as defined in Claim 1 wherein said computer operated means comprises  
a cell library defining a set of available integrated circuit hardware cells for performing actions and  
5 conditions, and  
cell selection means for selecting from said cell library appropriate hardware cells corresponding to the blocks of said structural definition.

5. A computer-aided design system for designing an application specific integrated circuit directly from functional specifications for the integrated circuit, comprising

a macro library defining a set of possible actions  
5 and conditions;

input means operable by a user for defining functional specifications for the integrated circuit, said functional specifications being comprised of a series of actions and conditions, said input means including means to permit the  
10 user to specify for each action or condition in the defined series of actions and conditions a macro selected from said macro library;

a cell library defining a set of available integrated circuit hardware cells for performing actions and  
15 conditions; and

cell selection means for selecting from said cell library for each macro specified by said specification means, appropriate hardware cells for performing the action or condition defined by the specified macro.

6. The system as defined in Claim 5 wherein said cell selection means comprises a knowledge base containing rules for selecting hardware cells from said cell library and inference engine means for selecting appropriate hardware cells from said  
5 cell library in accordance with the rules of said knowledge base.

7. The system as defined in Claim 5 wherein said input means comprises flowchart editor means <sup>specification</sup> for creating a flowchart having elements representing said series of actions and conditions.

8. The system as defined in Claim 7 additionally including flowchart simulator means for simulating the functions defined in the flowchart to enable the user to verify the operation of the integrated circuit.

9. The system as defined in Claim 5 wherein said input means comprises means <sup>specification</sup> for receiving user input of a list defining the series of actions and conditions.

10. The system as defined in Claim 5 additionally including data path generator means cooperating with said cell selection means for generating data paths for the hardware cells selected by said cell selection means.

11. The system as defined in Claim 10 wherein said data path generator means comprises a knowledge base containing rules for selecting data paths between hardware cells and inference engine means for selecting data paths between the  
5 hardware cells selected by said cell selection means in accordance with the rules of said knowledge base and the arguments of the specified macros.

12. The system as defined in Claim 10 additionally including control generator means for generating a controller and control paths for the hardware cells selected by said cell selection means.

13. The system as defined in Claim 5 including netlist generator means cooperating with said cell selection means for generating as output from the system a netlist defining the hardware cells which are needed to achieve the functional requirements of the integrated circuit and the connections therebetween.

14. The system as defined in Claim 13 additionally including mask data generator means for generating from said netlist the mask data required to produce an integrated circuit having the specified functional requirements.

15. A computer-aided design system for designing an application specific integrated circuit directly from a flowchart defining the functional requirements of the integrated circuit, comprising

5 a macro library defining a set of possible actions and conditions;

flowchart editor means operable by a user for creating a flowchart having elements representing actions and conditions;

10 said flowchart editor means including macro specification means for permitting the user to specify for each action or condition represented in the flowchart a macro selected from said macro library;



a cell library defining a set of available  
15 integrated circuit hardware cells for performing actions and  
conditions;

cell selection means for selecting from said cell  
library for each specified macro, appropriate hardware cells for  
performing the action or condition defined by the specified  
20 macro; and

data path generator means cooperating with said  
cell selection means for generating data paths for the hardware  
cells selected by said cell selector means.

16. The system as defined in Claim 15 wherein said  
cell selection means comprises a knowledge base containing rules  
for selecting hardware cells from said cell library and inference  
engine means for selecting appropriate hardware cells from said  
5 cell library in accordance with the rules of said knowledge base,  
and wherein said data path generator means comprises a knowledge  
base containing rules for selecting data paths between hardware  
cells and inference engine means for selecting data paths between  
hardware cells selected by said cell selection means in  
10 accordance with the rules of said knowledge base and the  
arguments of the specified macros.

17. The system as defined in Claim 15 additionally  
including control generator means for generating a controller and  
control paths for the hardware cells selected by said cell  
selection means.

18. A computer-aided design system for designing an application specific integrated circuit directly from a flowchart defining the functional requirements of the integrated circuit, comprising

5 flowchart editor means operable by a user for creating a flowchart having boxes representing actions, diamonds representing conditions, and lines with arrows representing transitions between actions and conditions and including means for specifying for each box or diamond, a particular action or  
10 condition to be performed;

a cell library defining a set of available integrated circuit hardware cells for performing actions and conditions;

a knowledge base containing rules for selecting  
15 hardware cells from said cell library and for generating data and control paths for hardware cells; and

expert system means operable with said knowledge base for translating the flowchart defined by said flowchart editor means into a netlist defining the necessary hardware cells  
20 and data and control paths required in an integrated circuit having the specified functional requirements.

19. The system as defined in Claim 18 including mask data generator means for generating from said netlist the mask data required to produce an integrated circuit having the specified functional requirements.

20. A computer-aided design process for designing an application specific integrated circuit which will perform a desired function comprising

storing a set of definitions of possible actions  
5 and conditions;

storing data describing a set of available  
integrated circuit hardware cells for performing the actions and  
conditions defined in the stored set;

describing for a proposed application specific  
10 integrated circuit a series of actions and conditions;

specifying for each described action and condition  
of the series one of said stored definitions which corresponds to  
the desired action or condition to be performed; and

selecting from said stored data for each of the  
15 specified definitions a corresponding integrated circuit hardware  
cell for performing the desired function of the application  
specific integrated circuit.

21. A process as defined in Claim 20 wherein said step  
of selecting a hardware cell comprises applying to the specified  
definition of the action or condition to be performed, a set of  
cell selection rules stored in a knowledge base.

22. A process as defined in Claim <sup>20</sup>21 including the  
further step of generating data paths for the selected integrated  
circuit hardware cells.

23. A process as defined in Claim 22 wherein said step  
of generating data paths comprises applying to the selected cells  
a set of data path rules stored in a knowledge base and  
generating the data paths therefrom.

24. A process as defined in Claim 23 including the further step of generating control paths for the selected integrated circuit hardware cells.

25. A process as defined in Claim 20 including the further step of generating for the selected integrated circuit hardware cells a netlist defining the hardware cells which are needed to perform the desired function of the integrated circuit  
5 and the interconnection requirements therefor.

183 236A  
26. A process as defined in Claim 25 including generating from the netlist the mask data required to produce an integrated circuit having the desired function.

134 134  
27. A knowledge based design process for designing an application specific integrated circuit which will perform a desired function comprising

storing in a macro library a set of macros  
5 defining possible actions and conditions;

storing in a cell library a set of available integrated circuit hardware cells for performing the actions and conditions;

storing in a knowledge base a set of rules for  
10 selecting hardware cells from said cell library to perform the actions and conditions defined by the stored macros;

describing for a proposed application specific integrated circuit a series of actions and conditions which carry out the function to be performed by the integrated circuit;

15 specifying for each describing action and  
condition of said series a macro selected from the macro library  
which corresponds to the action or condition; and  
applying rules of said knowledge base to the  
specified macros to select from said cell library the hardware  
20 cells required for performing the desired function of the  
application specific integrated circuit.

28. A process as defined in Claim 27 wherein said step  
of describing a series of actions and conditions comprises  
creating a flowchart comprised of elements representing actions,  
and conditions. *architecture independent*

29. A process as defined in Claim 27 also including  
the steps of  
storing in said knowledge base a set of rules for  
creating data paths between hardware cells, and  
5 applying rules of said knowledge base to the  
specified means to create data paths for the selected hardware  
cells.

30. A process as defined in Claim 29 also including  
the steps of generating a controller and generating control paths  
for the selected hardware cells.

KNOWLEDGE BASED METHOD AND APPARATUS  
FOR DESIGNING INTEGRATED CIRCUITS  
USING FUNCTIONAL SPECIFICATIONS

Abstract of the Disclosure

The present invention provides a computer-aided design system and method for designing an application specific integrated circuit which enables a user to define functional specifications for the integrated circuit and which translates the functional specifications into the detailed information needed for directly producing the integrated circuit. The functional specifications of the desired integrated circuit can be defined at the functional level in a flowchart format. From the flowchart, the system and method uses artificial intelligence and expert systems technology to generate a system controller, to select the necessary integrated circuit hardware cells needed to achieve the functional specifications, and to generate data and control paths for operation of the integrated circuit. This list of hardware cells and their interconnection requirements is set forth in a netlist. From the netlist it is possible using known manual techniques or existing VLSI CAD layout systems to generate the detailed chip level topological information (mask data) required to produce the particular application specific integrated circuit.



DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

Attorney Docket: 3868-2

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

KNOWLEDGE BASED METHOD AND APPARATUS FOR DESIGNING INTEGRATED CIRCUITS USING FUNCTIONAL SPECIFICATIONS,

the specification of which

(check one)

☒ is attached hereto.

☐ was filed on \_\_\_\_\_ as

Application Serial No. \_\_\_\_\_

and was amended on \_\_\_\_\_  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

## English Language Declaration

Prior Foreign Application(s)			<u>Priority Claimed</u>	
<u>None</u>			[ <input type="checkbox"/> ]	[ <input type="checkbox"/> ]
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
<u>          </u>	<u>          </u>	<u>          </u>	[ <input type="checkbox"/> ]	[ <input type="checkbox"/> ]
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
<u>          </u>	<u>          </u>	<u>          </u>	[ <input type="checkbox"/> ]	[ <input type="checkbox"/> ]
(Number)	Country)	(Day/Month/Year Filed)	Yes	No

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

<u>None</u>		
(Appln. Serial No.)	(Filing Date)	(Status)
		(patented/pending/aban.)
<u>          </u>	<u>          </u>	<u>          </u>
(Appln. Serial No.)	(Filing Date)	(Status)
		(patented/pending/aban.)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

English Language Declaration

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number).

Raymond O. Linker, Jr.  
Registration No. 26,419

Send correspondence to: Raymond O. Linker, Jr.  
Bell, Seltzer, Park & Gibson  
Post Office Drawer 34009  
Charlotte, North Carolina 28234

Direct telephone calls to: (name and telephone number)  
Raymond O. Linker, Jr.  
(704) 377-1561

Full name of sole inventor: Hideaki Kobayashi

Inventor's  
Signature: Hideaki Kobayashi Date: January 12, 1988

Residence: Columbia, South Carolina

Citizenship: Japan

Post Office Address: 1401 Main Street  
Columbia, South Carolina 29201

Full name of second inventor: Masahiro Shindo

Inventor's  
Signature: Masahiro Shindo Date: Dec. 26, 1987

Residence: Osaka, Japan

Citizenship: Japan

Post Office Address: 13-1, Himemuro-cho  
Ikeda, Osaka, 563  
Japan




Figure 1a  
Functional Level




Figure 1b  
Structural Level




Figure 1c  
Physical Layout Level

12/29/01

RCL000049

Page 2 of 15

146821




Figure 2

RCL000050




Figure 3.

129891

RCL000051






Figure 4.

12/20/01





Figure 5

1000001



**Figure 6**




Figure 7

120014

*Handwritten notes:*  
 action1 -> action2  
 action1 -> action3  
 action1 -> action4

Edit Data	Set Breaks	Step	History ON	Cancel
Show Data	Clear Breaks	Execute	Detail	Help
Set State	Show Breaks	Stop		Close

\*\*\* Ready \*\*\*

Figure 8

14811




Figure 9

RCL000057

140821




Figure 10

**RCL000058**



143821




Figure 11

RCL000059




Figure 12




Figure 13

128001

RCL000061




Figure 14

12801

RCL000062




Figure 15

148821

RCL000063



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Hideaki Kobayashi and  
Masahiro Shindo  
Filed: Concurrently Herewith  
For: KNOWLEDGE BASED METHOD AND  
APPARATUS FOR DESIGNING  
INTEGRATED CIRCUITS USING  
FUNCTIONAL SPECIFICATIONS

The Honorable Commissioner of  
Patents and Trademarks  
Washington, D.C. 20231

January 13, 1988

INFORMATION DISCLOSURE STATEMENT

Sir:

The patents listed on the attached form PTO 1449 were considered by applicants and applicants' attorney in the preparation of this application. While these patents may be of some general interest as background information in the field of artificial intelligence technology, they are not believed to be material to the patentability of the present invention. They are submitted herewith for consideration by the Examiner pursuant to Rule 60.

The excerpt from the textbook An Engineering Approach to Digital Design is mentioned in applicants' specification. A copy is enclosed for consideration by the Examiner and to complete the record.

Respectfully submitted,

Raymond O. Linker, Jr.  
Registration No. 26,419

Bell, Seltzer, Park & Gibson  
Post Office Drawer 34009  
Charlotte, North Carolina 28234  
(704) 377-1561  
ROLjr:klc  
Our File 3868-2

RCL000064

FORM PTO-1449  
(REV. 7-80)U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO.

3868-2

SERIAL NO.

07/143,821

## LIST OF PRIOR ART CITED BY APPLICANT

(Use several sheets if necessary)


APPLICANT  
Hideaki Kobayashi

FILING DATE

Concurrently herewith

GROUP

234



EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
V	AA 4 6 4 8 0 4 4	3-3-87	Hardy, et al.	364	513	
V	AB 4 6 5 8 3 7 0	4-14-87	Erman, et al.	364	513	
V	AC 4 6 7 5 8 2 9	6-23-87	Clemenson	364	513	
	AD					
	AE					
	AF					
	AG					
	AH					
	AI					
	AJ					
	AK					

## FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	AL						
	AM						
	AN						
	AO						
	AP						

## OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)

V	AR	An Engineering Approach to Digital Design, William I. Fletcher, Prentice-Hall, Inc., pp. 491-505.
	AS	14
	AT	

EXAMINER

V TRANS

DATE CONSIDERED

11/18/88

RCL000065

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



# **EXHIBIT 5**

## **(Part 2 of 4)**

DEC 22 '87 11:40 IB COLUMBIA, SC USA

P.1

To: Mr. Linker  
From: Dr. Kobayashi/ICC 12/22/87

---

**AN ENGINEERING APPROACH  
TO DIGITAL DESIGN**

---

**WILLIAM I. FLETCHER**  
Utah State University  
Logan, Utah

PRENTICE-HALL, INC., Englewood Cliffs, New Jersey 07632

RCL000066

DEC 22 '87 11:40 IB COLUMBIA, SC USA

P.2

FLAG=1 and  $\overline{CLK}$ , all of which can be traced through the detailed flow diagram.

Now consider one more design problem illustrating the use of the design phases (1-9). This problem requires you to interpret a set of detailed specifications and further illustrate the functionality of the system controller concept. Special thanks to Prof. Richard Ohraa of Brigham Young University for suggesting a problem such as this back in 1971.

→ **EXAMPLE 7-5: The Pop Machine Controller**

*Introduction and specifications.* The El-Rip-O Vending Machine Company wishes to update its Model 1909 mechanical vending machine. It is desired that a first generation digital controlled prototype system be developed for test and evaluation; nothing really fancy, just an evaluation prototype. The El-Rip-O Company has entered into an OEM (Original Equipment Manufacturer) agreement with the Futzai-Boopedink Pipe and Die Company to provide the coin receiver, coin changer, and pop dropping systems for the new El-Rip-O Model 1971 system when it is fully developed.

*Preliminary specifications.* The initial digital control system should be developed such that it will direct the control of the coin receiver, coin changer, and pop drop mechanics and provide the El-Rip-O Company with a system capable of automatically dispensing soda pop at 30¢ per can and making the proper change retrieval for the following coin sequences of nickels, dimes, quarters, and half-dollars.

*Prescribed operation.* Upon the insertion of each coin, the controller is to record the coin value and issue the proper change, if required, in nickels only, then drop a can of soda pop. At this time a solenoid is to be activated that lets the coins collected in the coin sequence drop into a common collector box. This system is to have a coin release feature for the manual release of jammed coins and coins collected in "short" sequences, and the coin release feature is also intended to reset the system to an initial condition.

*Coin receiver specification.* The Futzai-Boopedink Pipe and Die Model CR-1971 coin receiver is described by the following features:

- (1) single slot coin entry;
- (2) electronic coin detection;
- (3) guaranteed coin detection for U.S. half dollars, quarters, dimes, and nickels;
- (4) automatic nonvalid and bent coin rejection;
- (5) all control inputs and outputs are standard TTL compatible;
- (6) coin-catching mechanism and manual coin release feature;
- (7) a special mechanical mechanism that prevents coin over-run.

*Electrical specifications.* See Figure 7-32.

DEC 22 '87 11:41 IE COLUMBIA, SC USA

P.3




Fig. 7-32. Block diagram of CR-1971.

*Signal description.*

**COIN DROP**—an input that commands the CR-1971 to drop collected coins into the common collection box.

**CLEAR**—an output that will go to a 5 volt  $\pm 0.5$  level for the duration of the depression of the coin release.

**COIN PRESENT**—an output signifying that a coin is present in the coin receiver and denomination has been determined.

**HALF DOLLAR, QUARTER, DIME and NICKEL**—outputs signifying the denomination of coin present.

The timing relationship between **COIN PRESENT**, **HALF-DOLLAR**, **QUARTER**, **DIME**, and **NICKEL** is described by the timing diagram shown in Figure 7-33.

**Coin changer.** The Putzel-Boopadink Pipe and Die Model CC-1971 coin changer (see Figure 7-34), developed by the Stuck-Muzzey subsidiary, features:

- (1) fast, reliable, electro-mechanical nickel-ejecting system (100 msec per nickel maximum);
- (2) special **READY** status output which indicates when another coin ejection sequence can be started;
- (3) automatic load of 50 nickels reserve.

**EJECT NICKEL**—TTL compatible input, pulse triggered with minimum width of 10 msec restriction.

**CHANGER READY**—an output status line indicating the changer will respond to **EJECT NICKEL**.

*Timing relations.* See Figure 7-35.

DEC 22 '87 11:42 IE COLUMBIA, SC USA

P.4




Fig. 7-33. Timing detail of the CR-1971.




Fig. 7-34. The block diagram of the CC-1971.




Fig. 7-35. Timing detail of the CC-1971.

The Next State Decoder 483

RCL000069

DEC 22 '87 11:42 IS COLUMBIA, SC USA

P.5

*Pop-drop mechanism* The Futzel-Boopedink Model FD-1971 pop-drop mechanism developed by Bend-A-Can Division (see Figure 7-36) is a fast solenoid operated device featuring:

- (1) single TTL compatible drop command input;
- (2) pulse operated with 10 msec minimum pulse width;
- (3) status READY line

Timing and operation is identical to that of the coin changer.




Fig. 7-36. The block diagram of the FD-1971. Note that POP DROP READY will not return to the READY status if the mechanism is jammed.

### 7-11.3 SYSTEM DEVELOPMENT

First let it be noted that the system to be designed has certain frailties related to its cheating the customer as well as the customer cheating it. However, since this development is only an evaluation prototype, these frailties can be temporarily overlooked. The specifications for a foolproof system are given as a design exercise and left for you to work out the fine details.

*Phase I.* Because of your intimate knowledge of vending machines derived from the everyday encounters with these beasts (see Figure 7-37), along with the specifications given, Phase I is pretty well covered.



Fig. 7-37. Man and the vending machine.

DEC 22 '87 11:43 IB COLUMBIA, SC USA

P.6

*Phase II.* From the knowledge accounted for in Phase I, the bare-bones block diagram as shown in Figure 7-38 can be readily developed. This bare-bones block diagram is supported by the first-cut flow diagram shown in Figure 7-39. Note that this flow diagram clearly defines the proposed big picture sequential behavior of the controller operation. Now keep in mind that this proposed operation is but one of several possible alternatives. However, it was selected on the basis of the following criteria:

- (1) It provides a practical and effective system.
- (2) The author feels that it nicely demonstrates the logical sequence of events.
- (3) It also demonstrates how properly designed "hard wired" systems can have a reasonable degree of flexibility.

Though these criteria are somewhat biased, the concept of making a selection from several possible alternatives should not be considered as such. It is very important that you derive several alternatives and then select one of these based on some criteria. Now these criteria can vary depending on the design requirements, but the major cornerstones should be:

- (1) Practicality
- (2) Effectiveness
- (3) Efficiency
- (4) Degree of flexibility

The flexibility facet should be treated in the light of possible future applications and modifications. This is in keeping with the invariable fact that somebody will want something changed at the most inopportune time. However, don't let these anticipations completely override your preliminary preparations; just keep them in mind. For example, though there is no mention of price changes or multi-pop selection requirements in the specifications for the pop machine, these features are included with no real extra effort or cost. They are simply a natural fallout of the proposed system.




Fig. 7-38. The bare-bones block diagram of the prototype vending machine.

The Next State Decoder 488

RCL000071



DEC 22 '87 11:44 IS COLUMBIA, SC USA

P.7




Fig. 7-39. A proposed first-cut flow diagram defining the vending machine's basic operation.

#### 7-11.4 THE DETAILED FLOW DIAGRAM, FUNCTIONAL PARTITION AND MDS DIAGRAM DESCRIPTION

The detailed flow diagram shown in Figure 7-40 defines the exact sequential behavior of the functional partition shown in Figure 7-41. It should be clear that this flow diagram is an extension to the first-cut diagram. Along with this it also defines the timing relations of the control signal to and from the subsystems. The functional partition typifies the system controller in its presiding role. It should be noted that the arithmetic operations called for are carried out by the interconnection of the ADDER, PIPO REGISTER, DOWN COUNTER, and COMPARATOR. The PIPO REGISTER was added to insure the edge-triggered loading of the COUNTER. This register/counter complex is referred to as the ACCUMULA-

DEC 22 '87 11:44 IE COLUMBIA, SC USA

P.8

TOR (ACC) in this example. Further, it should be noted that a "strappable" compare word allows for easy price changing up to 75¢. The value of each coin is then encoded to the binary value of the number of nickels it represents in accordance with the indicated encoding ( $w_4, w_3, w_2, w_1$ ) specification table. This encoded value is then added to the present value of the accumulator on the rising-edge of COIN PRESENT. Thus the basic functions called for by the first-cut and detailed flow diagram are brought to light with a hardware description. Note further that the IC package count is up to six packages, all with 16 pins or less.




Fig. 7-48. The detailed flow diagram for the prototype pop machine system controller.

DEC 22 '87 11:45 IB COLUMBIA, SC USA

P.9




Fig. 7-41. The functional partition of the pop vending machine control system.

DEC 22 '87 11:45 IE COLUMBIA, SC USA

P.10

The seven-state MDS diagram for the system controller is shown in Figure 7-42. All branching conditions and outputs are clearly specified in close accordance with the specification set forth in the detailed flow diagram. The branching decisions based on asynchronous inputs are properly identified and are defined by the GO, NO-GO decision construct discussed in Section 7-10.1




Fig. 7-42. The MDS diagram for the prototype pop machine system controller. Note that it is assumed CLR ACC ↑↑ causes the coins to drop.

#### 7-11.5 THE HARDWARE IMPLEMENTATION OF THE NEXT STATE AND OUTPUT DECODER


Up to this point the major effort has been directed toward the system's three D's: Definition, Description, and Documentation. Now some of the practical aspects of an actual hardware development process are presented. The first step in this development process is to make a state assignment in accordance with the rules set forth earlier, paying strict attention to asynchronous branching (see Figure 7-43). A state map (regular K-map) is used to aid the state assignment process. Here the rules related to asynchronous branching variables are given the highest priority.

DEC 22 '87 11:46 IE COLUMBIA, SC USA

P.11

This priority calls for the following state assignment constraints:

- a* adjacent to *b*
- b* adjacent to *c*
- d* adjacent to *e*
- f* adjacent to *g*



	00	01	11	10
0	a	b	d	f
1	b	c	e	g

State Map

Fig. 7-43. The system controller MDS diagram for the prototype pop machine complete with a state assignment and state map.

The rest of the states are assigned with some reference to the simple rules set forth in Chapter 6 and the list in Table 7-1. However, no exhaustive attempt is made to optimize the state assignment.

DEC 22 '87 11:47 IS COLUMBIA, SC USA

P.12

TABLE 7-1 State assignment listing

Previous States	State in Question	Next State	Assignment Suggestions
a, c, e	a*	b	aADJb*: a, c, eADJ
a, b*	b*	b, c	bADJc*: aADJb*
b	c	a, d, f	a, d, fADJ: bADJc*
c, d	d*	e	dADJe*: cADJd
d	e	a	NR: dADJe*
e, f	f*	g	fADJg*: eADJf
f	g	c	NR: fADJg*

\*→ must assignment; NR→NO Requirement

## 7-12 NEXT STATE DECODER MAPS

Once a state assignment is made, the next design step determines the first real commitment to any specific type of hardware. This example demonstrates the ease with which small sequential machines can be implemented at the SSI gate and Flip-Flop level, knowing well that other alternatives do exist. This ease is brought about in part by taking advantage of the inherent application of the VARIABLE-ENTERED MAP. Using VEM's bypasses the tedious detail of filling out a PRESENT/NEXT STATE TABLE by going *directly from the MDS diagram to the NEXT STATE maps*. The plotting of the VEM's is a simple process. However, it does require a *properly documented MDS diagram* and some ability to recognize, by inspection, the **CONDITIONAL SET OPERATIONS** called for in this MDS diagram. This process is described in the following paragraph.

### Next State Map Plotting Process

Using a MDS diagram with a state assignment, select a state, then examine the branching mnemonics to *all* NEXT STATES of the selected state; and enter into the STATE CELL of the NEXT STATE MAP the Boolean expression that defines all of the SET CONDITIONS (0→1, 1→1) that are required for the chosen state variable in that state. Thus these **CONDITIONAL SET EXPRESSIONS** become **MAP ENTERED VARIABLES** in the NEXT STATE MAPS.

This process is repeated for each STATE VARIABLE of each STATE until the NEXT STATE maps are completed. Remember, the NEXT STATE maps are the D-maps from which JK and T maps can be readily obtained. The described processes are clearly demonstrated in Figures 7-44 and 7-45. Pay particular attention to the entry in state cell c in the  $D_1$  map. Here you see:

$$(+ + >)$$

Next State Decoder Maps 581

RCL000077

DEC 22 '87 11:47 IE COLUMBIA, SC USA

P.13

which indicates that the A Flip-Flop is set by the next clock edge if the machine is in: STATE c AND (=) OR (>) are ASSERTED. The rest of the MEV ENTRIES are obvious. However, it is recommended that a map be generated for each Flip-Flop and these maps be plotted in parallel, one state at a time, using the state map as a reference for the state cell location.

From Figures 7-44 and 7-45 notice that the JK does yield a circuit implementation requiring fewer gates (11 gates or four IC packages). Thus the new grand total for the system equals nine IC packages, some with spare gates, which really isn't too bad considering the capabilities of the overall system. However, the design for the OUTPUT DECODER must be completed.

$\overline{C}/A/B$	00	01	11	10
	0	0	0	1
1	0	=+>	0	0

$$D_A = \overline{A}\overline{B}(=+>) + A\overline{C}$$

$\overline{C}/A/B$	00	01	11	10
	0	0	0	0
1	$\overline{CP}$	=	0	1

$$D_B = \overline{A}\overline{B}(=) + \overline{B}\overline{C}(\overline{CP}) + \overline{B}\overline{C} + A\overline{B}\overline{C}$$

$\overline{C}/A/B$	00	01	11	10
	0	CP	0	PDR
1	1	0	0	1

$$D_C = \overline{A}\overline{B}(CP) + \overline{B}\overline{C}(PDR) + A\overline{B}(CR) + \overline{B}\overline{C}$$

Legend: CP = COIN PRESENT  
 =+> = ( $\Sigma = 30d$ ) + ( $\Sigma > 30d$ )  
 CR = CHANGER READY  
 PDR = POP DROP READY

Fig. 7-44. The NEXT STATE or D maps for the proto-type pop machine system controller.



DEC 22 '87 11:48 II COLUMBIA, SC USA

P. 14




Fig. 7-45. The NEXT STATE DECODER maps for a JK implementation.

### 7.13 THE OUTPUT DECODER

The design of the OUTPUT DECODER is like any other combination decoder design problem that can be summed up quickly by the following process:

Make up a map for each output. Plot the map using MEV for the conditional variables, then simplify and implement.

However, many times maps serve no useful purpose. For example, in the present system controller there is no output that is a function of more than one (1) state. This information can be quickly gleaned from inspecting the MDS diagram. Therefore, in cases such as these, it is recommended that you make up a simple output list. This output list is nothing more than a list of every required output and

DEC 22 '87 11:48 II COLUMBIA, SC USA

P.15

the states and conditions related to the generation of these outputs. For example, the MDS diagram in Figure 7-43 would have the following list:

RETURN NICKEL =  $ABC$   
 DECR ACC =  $ABC$   
 DROP POP =  $ABC$   
 CLR ACC =  $ABC$

From this expression list observe that none can be further simplified. Therefore, each requires a simple three-input gate (AND function) with the inputs connected to the PRESENT STATE VARIABLES ( $ABC$ ). However, the ever present glitch problem exists because of our state assignment. The transition from 111→000 introduces the possibility of a glitch in three states. But the real question is which three states. Previous studies indicate that all six of the remaining states are vulnerable when the 111→000 transition is made. Therefore, some sort of glitch prevention must be introduced. In cases with a smaller number of bits changing (two in this case), the possible transitions can be traced in a state map for easy identification of possible glitch problems. However, the 111→000 transition overrides the need for any further glitch studies.

Since there are no outputs which must remain ASSERTED over several states, an OUTPUT HOLDING REGISTER would appear to be an overkill. However, DROP POP and RETURN NICKEL generated in states *D* and *F* must be held stable all during these states. Therefore, a holding register is probably called for. Therefore, four three-input NAND gates (74LS10) are chosen for the output decoder and a 74LS175 is chosen as the OUTPUT HOLDING REGISTER. For the completed schematic of the total system controller including the OUTPUT DECODER, see Figure 7-46. From this figure observe that the grand total IC package count is 14, all of which are standard or established 14 or 16 pin IC's (see parts list in Table 7-2).

TABLE 7-2 Parts List

Quantity	Number	Description
1	74LS283	Four-bit adder
1	74LS193	Hex up/down counter
2	74LS175	Quad D FIFO
2	74LS112	Dual edge-triggered JK Flip-Flop
1	74LS85	Four-bit comparator
2	74LS32	Quad of two-input OR
2	74LS10	Triple three-input NAND
1	74LS08	Quad of two-input AND
*1	7404	Hex of inverters
1	74LS00	Quad of two-input NAND
14		

\*The standard 7404 was chosen because of the high drive requirement of the clock input on the 74LS112 (four mid LS loads per input)

DEC 22 '87 11:49 IE COLUMBIA, SC USA

P.16




Fig. 7-46. The complete JK implementation of the system controller for the pop vending machine system.

The Output Decoder 108

RCL000081


**UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office**

 Address COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

SERIAL NUMBER	FILING DATE	FIRST NAMED APPLICANT	ATTORNEY DOCKET NO.
PT 143-821	01/13/88	FURUKASHI	H 3868-2

☐ ADDRESSEE: J. COOPER, JR.  
 1001 S. SELLER, PARK & GIBSON  
 POST OFFICE DRAWER 34104  
 CHARLOTTE, NC 28234

EXAMINER	
TRANS*	
ART UNIT	PAPER NUMBER
234	3

DATE MAILED:

01/18/89

This is a communication from the examiner in charge of your application

COMMISSIONER OF PATENTS AND TRADEMARKS

☒ This application has been examined    ☐ Responsive to communication filed on \_\_\_\_\_    ☐ This action is made final.

A shortened statutory period for response to this action is set to expire 3 month(s), \_\_\_\_\_ days from the date of this letter.  
 Failure to respond within the period for response will cause the application to become abandoned. 35 U.S.C. 133

**Part I THE FOLLOWING ATTACHMENT(S) ARE PART OF THIS ACTION:**

- |   |   |
|---|---|
| 1. <input checked="" type="checkbox"/> Notice of References Cited by Examiner, PTO-892. | 2. <input checked="" type="checkbox"/> Notice re Patent Drawing, PTO-948.       |
| 3. <input checked="" type="checkbox"/> Notice of Art Cited by Applicant, PTO-1449       | 4. <input type="checkbox"/> Notice of Informal Patent Application, Form PTO-152 |
| 5. <input type="checkbox"/> Information on How to Effect Drawing Changes, PTO-1474      | 6. <input type="checkbox"/> _____   |

**Part II SUMMARY OF ACTION**

1. ☒ Claims 1-30 are pending in the application.  
 Of the above, claims \_\_\_\_\_ are withdrawn from consideration.
2. ☐ Claims \_\_\_\_\_ have been cancelled.
3. ☐ Claims \_\_\_\_\_ are allowed.
4. ☒ Claims 1-30 are rejected.
5. ☐ Claims \_\_\_\_\_ are objected to.
6. ☐ Claims \_\_\_\_\_ are subject to restriction or election requirement.
7. ☒ This application has been filed with informal drawings which are acceptable for examination purposes until such time as allowable subject matter is indicated.
8. ☐ Allowable subject matter having been indicated, formal drawings are required in response to this Office action.
9. ☐ The corrected or substitute drawings have been received on \_\_\_\_\_. These drawings are ☐ acceptable; ☐ not acceptable (see explanation).
10. ☐ The ☐ proposed drawing correction and/or the ☐ proposed additional or substitute sheet(s) of drawings, filed on \_\_\_\_\_, has (have) been ☐ approved by the examiner. ☐ disapproved by the examiner (see explanation).
11. ☐ The proposed drawing correction, filed \_\_\_\_\_, has been ☐ approved. ☐ disapproved (see explanation). However, the Patent and Trademark Office no longer makes drawing changes. It is now applicant's responsibility to ensure that the drawings are corrected. Corrections **MUST** be effected in accordance with the instructions set forth on the attached letter "INFORMATION ON HOW TO EFFECT DRAWING CHANGES", PTO-1474.
12. ☐ Acknowledgment is made of the claim for priority under 35 U.S.C. 119. The certified copy has ☐ been received ☐ not been received  
☐ been filed in parent application, serial no. \_\_\_\_\_; filed on \_\_\_\_\_.
13. ☐ Since this application appears to be in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11; 453 O.G. 213.
14. ☐ Other \_\_\_\_\_

RCL000082

Serial No. 143,821

Art Unit 234

1. This application has been examined.

2. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:

"A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made. Subject matter developed by another person, which qualifies as prior art only under subsection (f) and (g) of section 102 of this title, shall not preclude patentability under this section where the subject matter and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person."

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103, the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103.

3. Claims 1-30 are rejected under 35 U.S.C. 103 as being unpatentable over Darringer et al (U.S. Patent No. 4,703,435) or Darringer et al in view of Nash et al (EDA84 - A Front End Graphic Interface to the First Silicon Compiler).

Darringer et al disclose a method and system for an automatic logic design that logic is synthesized from a flow-chart level description. It is clear to one skilled in art that a series of action and condition blocks interconnected to form a flow-chart representing a functional specification for the integrated circuit (logic circuit), and it is known in the art of automatic layout that the automatic layout method and system have classically relied on a library of circuit components or cells in the forms of

Serial No. 143,821


Art Unit 234


mask geometric defining logic gates to place and interconnect the cells on a substrate to form an integrated circuit.

As per claims 3 and 15, although Darringer et al do not specifically disclose a flow-chart editor means for creating a flow-chart having elements representing actions and conditions operating by user, Nash et al disclose a graphic editor driven by the knowledge base to allow user to creat a schematic or flow-chart on the graphic screen and said schematic or flow-chart to be compiled by LANGUAGE COMPILER. Since both Nash et al and Darringer et al are directed to a system and method for compiling an flow-chart level description through language compiler to generat a physical layout circuit, it would have been obvious to one skilled in the art to employ Nash teaching into Darringer's invention to produce the claimed invention.

5. The additional cited references are considered as art being relevant to this case. Applicant is requested to consider them fully when responding to this office action.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent Trans whose telephone number is (703) 557 - 8005. Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 557-2878.

  
V. Trans

  
PARSHOTAM S. LALL  
SUPERVISORY PATENT EXAMINER  
ART UNIT 234

TO SEPARATE, HOLD TOP AND BOTTOM EDGES, SNAP-APART AND DISCARD CARBON

1 OF 2

FORM PTO 892 (REV. 1-78)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		SERIAL NO. 07/143,821	GROUP/ART UNIT 234	ATTACHMENT TO PAPER NUMBER 3			
NOTICE OF REFERENCES CITED				APPLICANT(S) Kobayashi et al.					
U.S. PATENT DOCUMENTS									
		DOCUMENT NO.	DATE	NAME	CLASS	FILING DATE IF APPROPRIATE			
A		4703435	10/27/87	Darringer et al.	364	488 7/16/84			
B		4700317	10/13/87	Watanabe et al.	364	521 11/28/84			
C		4656603	4/7/87	Dunn	364	488 3/1/84			
D		4651284	3/17/87	Watanabe et al.	364	491 7/26/85			
E		4638442	1/21/87	Bryant et al.	364	489 11/6/84			
F		4635208	1/6/87	Coleby et al.	364	491 1/18/85			
G									
H									
I									
J									
K									
FOREIGN PATENT DOCUMENTS									
		DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUB-CLASS	PERTINENT SHTS. DWG	PP. SPEC.
L		1445914	8/6/76	G-B.	Colton et al.	364	490		
M									
N									
O									
P									
Q									
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)									
R		"Verifying Compiled Silicon" by E. K. Cheng, VLSI Design, Oct. 1984, PP. 1 to 4.							
S		"CAD System for IC Design" by M. E. Daniel et al., IEEE Trans. on Computer-Aided Design of Integrated Circuits & Systems, Vol. CAD-1, No. 1, January 1982, pp. 2 to 12.							
T		"An Overview of Logic Synthesis System" by L. Trevillian, 24th ACM/IEEE Design Automation Conference, 1978, PP 166-172.							
U									
EXAMINER V. TRANS		DATE 11/18/88		RCL000085					
* A copy of this reference is not being furnished with this office action. (See Manual of Patent Examining Procedure, section 707.05 (a).)									

1445914 COMPLETE SPECIFICATION  
 6 SHEETS This drawing is a reproduction of  
 the Original on a reduced scale  
 Sheet 1

FIG. 1





FIG. 2




RCL000086

IBM CORP. 27.09.73-US-401303  
 R46-R24 R27 (11.08.76) DT2442-850 -G061-15/20  
 The apparatus is designed for producing graphical data descriptive of an integrated circuit design. The apparatus includes a store for graphical descriptions of freeform designs and a store for topological data and electrical characteristics of rules restricted designs. Information is entered denoting the location and relationship of a freeform design and a rules restricted design. A graphical description of this rules restricted design is generated and the generated graphical description of this rules restricted design is merged with the graphical description of the stored freeform design to form the graphical data descriptive of an integrated circuit design. 30.8.74 as 037953. (15 pp).



1445914 COMPLETE SPECIFICATION  
6 SHEETS This drawing is a reproduction of  
the Original on a reduced scale  
Sheet 2


FIG. 3



RCL000087

1445914 COMPLETE SPECIFICATION  
6 SHEETS This drawing is a reproduction of  
the Original on a reduced scale  
Sheet 3

FIG. 4



RCL000088

1445914 COMPLETE SPECIFICATION

6 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale

Sheet 4

FIG. 5a

CIRCUIT NUMBER	BOOK NUMBER	COLUMN	ROW	ORDER	ORIENTATION	LOAD DEVICE	LOAD WIDTH	FUNCTION	SUB-FUNCTION	SPECIFICATION	SPECIFIED LST	DELAY LST
1	1	(1)	(2)	(1)	(1)							

CIRCUIT DATA

FIG. 5b

CIRCUIT NUMBER	BOOK NUMBER	X LOCATION	Y LOCATION	ORIENTATION
2	401	10	50	1

FREEFORM DATA

FIG. 5c

NET NUMBER	CIRCUIT NUMBER	LST ID	CIRCUIT	LST ID	CIRCUIT	LST ID
101	2	B01	-1	P41		
102	2	Z02	1	A01		
103	1	Z01	-101	P36		

MASTER LOGIC LIST (MLL)

RCL000089

1445914 COMPLETE SPECIFICATION  
6 SHEETS This drawing is a reproduction of  
the Original on a reduced scale  
Sheet 5

FIG. 5d

44

LOGICAL I/O	PHYSICAL I/O	WAVEFORM	RISE TIME	FALL TIME	CAPACITANCE
P41	P41		100	200	
P36	P36				5

PAD DATA

FIG. 5e

50

NET NUMBER	CODE	X START	Y START	Z START	WIDTH	DIRECTION	STEPS
101	i	a	b	c	e		
102	i	d	e	f	o		
103	i	s	n	i	o		

DIGIT DATA

FIG. 5f


34

DEFAULT IMAGE	COLUMNS - N
---------------	-------------

IMAGE TYPE

1445914 COMPLETE SPECIFICATION  
6 SHEETS This drawing is a reproduction of  
the Original on a reduced scale  
Sheet 6

FIG. 6



RCL000091

2-35/151-

## PATENT SPECIFICATION

AUG 1976  
(11) 1 445 914

1 445 914

- (21) Application No. 37953/74 (22) Filed 30 Aug. 1974  
 (31) Convention Application No. 401 303  
 (32) Filed 27 Sept. 1973 in  
 (33) United States of America (US)  
 (44) Complete Specification published 11 Aug. 1976  
 (51) INT CL<sup>1</sup> G06F 15/20  
 (52) Index at acceptance G4A 5B 9X U  
 (72) Inventors WILLIAM FRANCIS COLTON, BELA GOGOS,  
 WILLIAM ROSENBLUTH and DOUGLAS  
 HUBERT RUTHERFORD



GREAT BRITAIN  
 GROUP 2.26  
 CLASS 2.26  
 RECORDED

(54) IMPROVEMENTS RELATING TO APPARATUS FOR  
 PRODUCING GRAPHICAL DATA DESCRIPTIVE OF AN  
 INTEGRATED CIRCUIT DESIGN

(71) We, INTERNATIONAL BUSINESS MACHINES CORPORATION, a Corporation organized and existing under the laws of the State of New York in the United States of America, of Armonk, New York 10504, United States of America, do hereby declare the invention, for which we pray that a patent may be granted to us, and the method by which it is to be performed, to be particularly described in and by the following statement:—

This invention relates to apparatus for producing graphical data descriptive of integrated circuit semiconductor chip design. It is concerned in improving the design of semiconductor chips by means of design automation techniques to produce chip design data that may be used to control machines which make photolithographic masks used to manufacture the semiconductor chips.

The use of design automation for making large scale integrated (LSI) chips and the advantages thereof are disclosed in "Computer", Vol. 5, No. 3 pages 18—52, published by the IEEE Computer Society and in the complete Specifications of our copending Applications for Letters Patent Nos. 25812/73 and 58461/72 (Serial Nos. 1 414 018 and 1 405 508 respectively. LSI devices can be generally classed as "non-random" and "random" types. A "non-random" LSI device is characterized by an array of duplicate circuits such as might be used in a memory device or a read-only store (ROS). A "random" LSI device is characterized by the lack of any repetitive uniformity of circuits on a chip. The circuits, and functions performed thereby, may vary on a single chip. An example would be a chip containing combinational and sequential logic for use in the control section of a computer. Quite obviously, designing random LSI chips is a difficult task and it is within such an art

that design automation techniques are particularly advantageous and it is the general area which the present invention improves.

Before the invention is explained in detail a general design process will be described. A prerequisite to making a given device is the existence of a given technology in which the process of making the device is established and the electrical characteristics of the circuits and packaging are known. Design criteria or rules for the technology are established. With the knowledge of such rules, a chip designer performs the complex task of translating logical functions to be performed in a system into actual physical LSI devices that perform the functions. To do this, the designer interacts with and is aided by a design automation (DA) system. The theory for use of any DA system is that there are many operations which are subject to algorithmic analysis and control which can be best done by a computer while there are other functions that require human skill to be performed effectively or best. In designing random type LSI chips, a chip designer is "best" at deciding what functions, and circuits to perform such functions, are to be placed on a given chip and where elements should be generally placed. A chip designer can place many relatively small diverse functions on a given chip or he may break up a function and place it on different chips. The chip designer produces an output that is partially descriptive of a chip. This output is fed as an input to a DA system which performs its functions to provide an output that is used to control the physical process of making the LSI device. This would entail making photolithographic masks.

In the design process there are two mutually exclusive techniques, "free form" design and "rules driven" design. The

RCL000092

2

1,445,914

2

former technique is unrestricted and characterized by efficient silicon or chip utilization but has a long design cycle (e.g., three to six months) and requires manual checking. The latter technique is restricted and characterized by a fast design cycle (e.g., two to four weeks) and automatic checking but may produce inefficient silicon utilization.

A specific example of the restricted "rules driven" technique used in connection with FET (field effect transistor) LSI devices is disclosed in the aforementioned complete Specification of our Application for Letters Patent No. 58461/72 (Serial No. 1 405 508). In accordance with such "rules driven" technique, the metalization areas, diffusion areas, power and signal busses, I/O pads and FET devices are laid out on an orthogonal grid pattern in accordance with relatively rigid or restricted rules, whereby the maximum use can be made of the DA system to provide a fast design cycle.

An object of the present invention is to provide an apparatus that combines both "free form" and "rules driven" techniques.

According to the invention, apparatus for producing graphical data descriptive of an integrated circuit design comprises first means adapted to store graphical descriptions of freeform designs, second means adapted to store topological data and electrical characteristics of rules restricted designs, means adapted to enter information denoting the location and relationship of a freeform design to a rules restricted design, means adapted to generate a graphical description of said rules restricted design, and means adapted to merge the generated graphical description of said rules restricted design with the graphical description of said freeform design stored in said first means to form said graphical data descriptive of an integrated circuit design.

In the embodiment to be described below, a library of predesigned graphical descriptions that describe circuits designed by the free form technique is stored within the design automation system. A chip designer would design the layout of a chip including both "free form" and "rules driven" portions. An input is fed to the DA system which specifies the rules driven design in the established manner and specifies the free form design by defining the library description thereof, and the relative placement of the design on the chip. The system in response to such input generates a graphical description of the rules driven design without doing any automatic checking of the internal connections etc of the free form design. The generated description or topology is

then merged with the free form description or topology from the library to form a complete chip description from which is derived data for making photolithographic masks.

The invention will now be particularly described, by way of example, with reference to the accompanying drawings, in which:—

Figure 1 is a general flowchart showing the overall design process.

Figure 2 is a general flowchart showing the overall chip design process of Figure 1 in more detail.

Figure 3 is a diagrammatic layout of a chip design providing an example useful in understanding the invention.

Figure 4 is a more detailed flowchart.

Figures 5a to f illustrate various descriptive data related to the example shown in Figure 3, and

Figure 6 is a general flowchart summarizing the steps in the design process.

Referring now to Figure 1, in accordance with the overall or general process, a chip designer provides an input to a chip design system 10, the details of which will be discussed hereafter. The input of the chip designer incorporates both free form data for achieving efficient silicon utilization and incorporates rules driven data for taking maximum advantage of the speed and efficiency of the chip design system 10. The output of chip design step 10 is a graphical language description 11 of the eventual chip design. This description is fed as an input to a language processor 12 that provides an output for controlling the operation of an artwork generator 13 used to produce the masks for making the actual physical LSI chip. This overall process is disclosed in the aforementioned complete Specification of our Application for Letters Patent 58461/72 (Serial No. 1 405 508). A difference is that the chip design system 10 is modified and the addition of the freeform input by the chip designer.

Referring now to Figure 2, at the start of the process, the chip designer would provide input information 14 to the FET automated design system (FADS) 16. To do this, the designer, with knowledge of the functions to be incorporated into a chip, selects the desired circuits and devices from those available to him within the given technology, including those designs that are rules driven and those that represent a freeform design. The chip designer would ordinarily work with a graphical layout of the chip, such as illustrated in FIG. 3, which includes an image of the general grid structure including the power busses and I/O pads. Upon this layout, the designer would then

RCL000093

3

1,445,914

3

place the respective circuits. Stored within the system is a book library 18 which is a file of technology data describing the electrical characteristics of circuits, topology thereof and the images. The exact or specific information would be dependent upon the functions to be performed by the system which can vary from system to system. The information in the library may be divided into three types of books or collections of data. Types 1 and 2 respectively represent circuits that are specified by formulae so that the system calculates devices, shapes and locations, or may specify standard circuits conforming to the given rules. The third book type would be those providing the freeform topology.

Let us consider now in a little more detail the process used by the chip designer. The chip designer might first layout in a block diagram form the logical functions to be included within the chip as, for example, through the use of And and Or blocks. This would be the logic representations of the functions to be eventually created and performed within an actual chip. Next, the chip designer would select a chip image such as that shown in FIG. 3 and begin a layout of the various circuits to be included. He would first determine what devices or circuits are necessary to perform the logic functions and then would begin relative placement of these devices on the chip image. In the illustrated example, the chip image has 48 terminals and a bus network that divides the chip into four active areas in the form of columns or bays. A given circuit would be generally located in one of these bays. Also, the designer would decide which relative row of a given bay the circuit should go in, the relative row being the degree of vertical stacking of circuits within a given bay. This process is known as a placement of the devices on the image. Later, FADS 16 will determine exact placement. The relative placement can be done by assigning XY coordinates to the chip image which XY coordinate might for example, by convention, be considered to be the location of the lower lefthand corner of any given area of diffusion, contact, or metallization. Through use of the chips designer's skill, the various functions would be implemented within circuits and would attempt to provide maximum efficient use of the active area of a chip. The input information 14 is then generally divided into two aspects. The first is that connected with the description of the logic in accordance with the rules of the system and the second would be the description identifying the freeform device and its location and orientation.

FADS 16 is constructed in accordance with standard DA techniques and comprises a series of DA programs that are loaded in and executed on a general purpose computer such as a Model 158 of IBM (Registered Trade Mark) System/370. The language of the program can be any general programming language such as PL/I which act upon the data provided by the graphical programming language to produce the design of the chip. In general, FADS 16 would, using input data 14 and information from library 18, construct an image of the circuits on the chip, except for the freeform, and convert any relative placements of the input into exact placements. The freeform itself would be treated as an area which has signal and power terminals to be accounted for, but the FADS system would do no internal checking of the freeform design to see that it worked. In other words, it would be the responsibility of the designer to make certain that the freeform design operated correctly. When FADS 16 has completed its processing, the result is output 20 which contains a partial description of the chip design for the rules design portion thereof, along with an identification of the freeforms to be incorporated. This partial chip description is then fed through a merge process 22.

Freeform identification of output 20 is used to obtain from library 18 the freeform description which in the merge process 22 is combined with the partial description from the output 20 to form a total chip description or graphical language description 11.

In the beginning of the design process, the chip designer would select a chip image layout on which to begin placing the various circuits and devices. Such a layout is shown in FIG. 3 which schematically illustrates a partially completed LSI chip 24. Such a device is constructed in accordance with the manner pointed out in the aforementioned Specification and generally comprises a silicon wafer having diffusions therein, such as 28, described in more detail below, forming part of the conductive pattern on the wafer and acting as part of the circuit devices. Two layers of thick and thin oxides are placed on top of the wafer and any metallization is done on top of the oxide layers. Contacts 30 provide vertical electrical connection between diffusion and metallization zones. It is to be understood that in a given technology system there might be several different images or basic images available to a designer that vary according to the number of I/O pads and chip size. In the illustrated chip 24, there are forty-eight I/O pads P1-P48 located around the periphery,

RCL000094



4

1,445,914

4

each pad being rectangular in shape and comprising metallization and diffusion. These pads are designed to be connected to external terminals for providing signals and power to chip 24. Thus, pad P1 is designed to power the substrate and it would include a contact leading from the upper metallization layer down to a diffusion area on the substrate. Pads P45 and P4 are designed to be connected to an external ground connection and are also connected to metallization busses GL and GR for providing a ground network on the left and right sides of the chip. Pads P21 and P28 are designed to be connected to voltage sources to provide main voltage busses MVL and MVR for the left and right sides of chip 24. Pad P22 is designed to be connected to a source of control voltage and is also connected to a control bus CV whereby a voltage applied to this bus will allow the circuits on the chip to be operated. Bus CV includes bifurcated arms extending parallel to busses MVL and MVR and having legs lying along each side of each bus in the manner pointed out in the above applications. The various vertical busses in the specific examples shown in FIG. 3 divide the active area of the chip into four columns in which the circuits and wiring are to be placed.

To illustrate the invention, FIG. 3 shows a rules design circuit CKT1 and a freeform or predesigned circuit CKT2. These circuits are shown merely for the purpose of illustrating the invention. In the case of the design of an actual chip, there would be many more circuits included to utilize the active area of the chip as effectively as possible. Circuit CKT1 is an FET device used to invert an output signal appearing from CKT2. CKT2 is a binary counter of conventional logic instruction having an input terminal BO1, and an output terminal ZO2. The function of the counter is to produce an output signal on the output terminal ZO2 upon receiving four input pulses or signals at input terminal BO1. Input terminal BO1 is connected by a network 101 to I/O pad P41. Output terminal ZO2 is connected by network 102 to the metal cap AO1 of CKT1. Diffusion rails 28 and 29 underlie cap AO1 but are separated therefrom by oxide layers. Rail 28 is connected via network 103 to I/O pad P36. The binary counter CKT2 is also provided with two power connectors PO1 and PO2 respectively connected to busses GL and MVL.

The flowchart of FIG. 4 is an expansion of FADS 16, Figure 2. Once the chip designer has completed the layout of the entire chip, the information can be translated into data that serves as an input to the FADS system. In general, there are four steps or

operations in this system, the result of which is to produce the rules description 40 described above. Each step has an input from external information and from the output of a preceding step and each step provides partial information or generates a portion of the rules description 40, as pointed out in more detail hereafter. Within this diagram, while the various forms of external data input are shown schematically as coming from a punched card deck, it is to be understood that the input can be by any other standard input method associated with a data processing system. In general, as indicated previously, FADS 16 is designed primarily to handle the rules restricted design but is modified to recognize the existence of freeform designs.

The first function is chip image generation 38, the purpose of which is to allow the designer to select and, modify if he so desires, a standard image available to the system. The output of this step would include a description of such an image that would eventually be incorporated into the description 40. To obtain this output, three inputs are provided. The first input 32 identifies any part number and engineering change level associated with a given LSI chip 24. A second input 34 defines the basic image type to be used by the designer. The input can be information similar to that shown in FIG. 5f which includes a first field identifying the image and a second field identifying any particular columns where such a choice is available. Within this particular example, the image shown in FIG. 3 is a "default image" so designated in FIG. 5f, having four columns of active areas. A third type of input 36 provides an image description of the manner in which the basic image is to be modified for use by the designer if he so chooses. Such modifications might come about by bending the power busses. In the example, no modification is necessary.

The second operation 42 is to perform the functions of initial device sizing and data checking. The designer defines the logic to be implemented and the performance required from the logic. The system then calculates the device sizes required for each circuit to meet its specified performance. In general, the logic is described in terms of nets or grouping of circuit LSTs (logic service terminals) and I/O pads which must be connected to implement the logic function. Performance or speed requirements are indicated to the system by specifying the input waveform and/or capacitive loading present at the I/O pads and the performance of each circuit. During this operation, the system validates the designer's input and may perform a

RCL000095

5

1,445,914

5

number of checks including the following:  
 each circuit has been equated to a book  
 type: master logic list (MLL) is consistent  
 with circuit data: fan-in to a circuit;  
 5 number of outputs dotted: total fan-in to  
 dotted circuits; load device has been  
 specified for one circuit in a dotted net. It  
 should be obvious that many of these  
 checks are equated to only the rules  
 10 restricted design and the checks are merely  
 to make certain that the design conforms at  
 least to certain ones of the rules checked  
 for in this operation.

Operation 42, in addition to receiving as  
 15 an input the output from the preceding step  
 38 receives a first input 44 called the pad  
 spec or specification shown in detail in FIG.  
 5d. With reference to such Figure, the pad  
 spec includes two fields for correlating the  
 20 logical I/O numbers used by a designer to  
 distinguish an I/O pad with an actual  
 physical I/O pad number. The physical I/O  
 number is optional and if the designer does  
 not specify a particular one, the system will  
 25 determine or specify one. In the particular  
 example, the two physical pads P41 and  
 P36 are also considered to be the same  
 logical I/O pad numbers. The waveform  
 field might be used to specify any special  
 30 characteristics of a waveform. Where the  
 field is not used, the pad is not a primary  
 driver and receiver. The rise time specifies  
 for example in nanoseconds the time of the  
 rising input waveform where the pad is a  
 35 primary input or has an off chip dot  
 connection. In the example, it is assumed  
 that the waveform associated with pad 41  
 has a rise time of 100 nanoseconds and fall  
 time of 200 nanoseconds. The remaining  
 40 field is the capacitance load expressed for  
 example in picofarads, as seen by the  
 circuit which is driving the I/O pad and  
 should be specified if the I/O pad is  
 primary output or has an off chip dot.

Another input to step 42 is MLL 48  
 45 shown in FIG. 5c. In general, the MLL  
 describes the set of connection required to  
 implement the desired logic. Each  
 connection or net must be assigned a  
 50 unique positive integer by the designer.  
 The net is composed of two types of  
 connections, circuit LSTs and I/O pads.  
 The first field is the net number which in  
 the particular example involves three nets  
 55 numbered 101, 102 and 103. Next will come  
 a series of paired fields identifying a circuit  
 number and LST ID, the number of these  
 fields being repeated for as many as are  
 associated with a given net. A negative  
 60 circuit number indicates an I/O pad, a  
 positive number indicates an LST. For the  
 specific example, shown in FIG. 3, FIG. 5c  
 includes the specific or exemplary  
 information shown.

65 The next input 46 to step 42 is the circuit

data information as in Figure 5A, used to  
 uniquely identify circuit blocks on the logic  
 diagram and attach physical attributes to it  
 and to specify circuit specifications or data  
 70 in accordance with any terms defined  
 within the associated book library. This  
 data is initially supplied to step 42 without  
 any placement information and is later  
 modified to include the placement  
 75 information as an input to a succeeding  
 step as described below. The first column  
 specifies the circuit number which in the  
 example is 1. The next field identifies the  
 book number which equates the circuit  
 80 number to a logic function and topology  
 stored in a book library 18. The next three  
 columns or fields of column row and order  
 are used to identify the relative placement  
 of the circuit on the chip. In the example,  
 85 the chip has four columns with the left  
 column being numbered 1. The row refers  
 to the relative vertical stacking within a  
 given column where circuit 2 occupies the  
 first row and circuit 1 occupies the second  
 90 row. This is really relative and spaces may  
 be skipped in between. The system will  
 eventually determine the exact placement.  
 Order refers to the number of circuits  
 within a given row in a column and there  
 95 may be more than one device although in  
 the example, only one device AO1 is shown  
 and this would have an order of 1. The next  
 field orientation refers to the basic  
 orientation as stored in the book library  
 100 and whether it is to be mirror imaged about  
 the X or Y axes. The remaining fields  
 relate to certain circuit specifications or  
 data which can be filled in or left blank in  
 which case the default parameters would  
 be used.

The remaining input to step 42 is  
 105 freeform data 50 shown in detail in FIG.  
 5b. The first field identifies the circuit  
 number. The next field identifies the book  
 number which in this example is an  
 arbitrary number 401 that would identify  
 the associated topological and electrical  
 characteristic information within book  
 110 library 18. The X location and Y location  
 would refer to the relative coordinates for  
 the lower lefthand corner of the outline of  
 circuit 2. The active area of the chip may  
 be arbitrarily divided up into grid units  
 each grid unit representing for example  
 0.025 microinches. The orientation of 1  
 120 indicates that it is to use the basic orientation  
 within the book with no mirror  
 imaging around the X or Y axes.  
 This information is then used by  
 the system to more or less outline  
 125 or create a hole within which the  
 processing relative to the other circuits  
 proceed without any attempt to be made to  
 check what is within the outline. The  
 specific topology of the circuit is obtained  
 130

RCL000096

6

1,445,914

6

from the library as well as the locations of the terminals thereon so that the specification of the location of the corner of the circuit along with its orientation, is used to specify the location and also indirectly the geometry of the circuit.

The third operation 52 is one of circuit placement and this requires the designer to assign logic circuits to positions on the chip. The assignment is done in terms of relative coordinates which are automatically transformed to absolute coordinates by the system, the data or assignment being included as placement data 54 associated with the circuit data. This information is described previously relative to FIG. 5a wherein in step 54, the information enclosed in parenthesis is added.

The output from the circuit placement operation 52 includes a wire list 56 that indicates the coordinates for each LST which must be wired to implement the logic. It could also include any information for modifying the device size and delay that's based upon any revised loading or electrical parameters derived from the placement data. The chip designer would then utilize this wire list to produce an input 58 containing digit data information shown in FIG. 5e. the first field contains the net number corresponding to the same net number in MLL 48. The second field can be used to distinguish a code between whether the specifications are digitized on wiring channels or in grid units. The next three fields define the X, Y and Z coordinates for the starting point of the first line segment, the Z coordinate corresponding to the chip layer or mask level in which the wiring starts. The width field can be used by putting a zero therein to indicate that a standard width of metallization or diffusion is to be used or it can specify the actual width. The remaining fields, and there can be more than one dependent upon how many changes there are in the line segment, can be used to first define the direction of movement in either positive or negative X or Y direction from the starting point or a vertical direction and the steps field will specify the number of grid units or wiring channels along which the line segment will extend. If the direction is specified as indicating a change between layers, the steps field can then be used to specify a type of contact for accomplishing the change. The X and Y coordinates define the location of the wire or LST relative to the origin of the chip.

The final step 60 of the process is a wire routing operation that utilizes the digit data and output from step 52 to route wires to interconnect all the circuit LSTs and I/O pads. The wire routing step checks to see that the logical circuit LSTs coded in the

MLL are matched against gates placed in the digitization. It also checks for net continuity, intersection and critical spacing. The final output of the wiring routing step 60 is placed in 40 and completes the description of the chip except for the specific information stored in the book library describing the internals of the freeform design. With the design completed, various other tests such as delay calculations, may be performed to aid the designer and help ensure the accuracy of the completed design.

Referring now to FIG. 6, the overall steps in the design process are summarized in flowchart form. Initially, step 70 involves the predesign of those circuits associated with the rules restricted design. Step 72 involves predesigning the freeform designs and organizing the data into books. As indicated previously, the system will operate on the rules books 70 to perform as many DA functions relative thereto as possible whereas the number of functions performed on the freeform books 72 is restricted in that no checks are made by the automated design system relative to any of the internal workings of the devices. These predesigns are converted into data acceptable to the data processing system and, in step 74, they are stored within the system in books containing the topological data and electrical characteristics of the circuits and graphical descriptions of the freeform designs. Thereafter, step 76 generates the graphical description of the image, rules circuits and wiring, such graphical description of the freeform design being already stored in book form. Next, step 78, the description from step 76 is merged with the description of the freeform design as obtained from the library, the merger producing the graphical description of the total device. Thereafter, the appropriate photolithographic masks are made in step 80 for use in the step 82 to actually produce an LSI device.

#### WHAT WE CLAIM IS:—

1. Apparatus for producing graphical data descriptive of an integrated circuit design comprising first means adapted to store graphical descriptions of freeform designs, second means adapted to store topological data and electrical characteristics of rules restricted designs, means adapted to enter information denoting the location and relationship of a freeform design to a rules restricted design, means adapted to generate a graphical description of said rules restricted design, and means adapted to merge the generated graphical description of said rules restricted design with the graphical description of said freeform design stored in said first means

RCL000097

1,445,914

---

7 to form said graphical data descriptive of an integrated circuit design.

2. Apparatus as claimed in claim 1, wherein said entering means comprises

5 means adapted to specify the relative location on said freeform design of signal and power terminals, and means adapted to specify conductive networks interconnecting said terminals with said rules restricted

10 design.

3. Apparatus as claimed in claim 2 comprising means adapted to store topological information providing relative

15 orientations of any design in the form of mirror images about Cartesian axes, and means adapted to specify the desired orientation of said freeform design.

4. Apparatus as claimed in claim 1, comprising means adapted to specify the

location of said freeform design relative to an origin on said chip of a grid unit locating coordinates.

5. Apparatus as claimed in any preceding claim, comprising means adapted to store a graphical description of at least one image

25 for said integrated circuit design defining the topology of power busses and input-output pads.

6. Apparatus for producing graphical data descriptive of an integrated circuit

30 design, substantially as herein described with reference to the accompanying drawings.

JOHN BLAKE,  
Chartered Patent Agent,  
Agent for the Applicants.

Printed for Her Majesty's Stationery Office by the Courier Press, Leamington Spa, 1976.  
Published by the Patent Office, 25 Southampton Buildings, London, WC2A 1AY, from  
which copies may be obtained.

RCL000098

264/488



**Cover**

Surveying the expanding universe of application-specific ICs may be unsettling. A stable basis for comparison is hard to find in a shifting landscape. Cover illustration by Gary Lund, Venice, CA.

# Verifying Compiled Silicon

Edmund K. Cheng, Silicon Compilers, Inc., Los Gatos, CA

As the complexity of VLSI chips increases, the intuitions of design engineers fail more often. The large number of components and their complex relationships conspire to obscure the detailed consequences of each design decision. At the same time, the cost of making a mistake has escalated sharply, even in prototyping. To minimize the likelihood of costly errors, designers increasingly depend on computer tools to synthesize and verify designs before committing them to the costly fabrication process.

Verification tools fall into two categories: static and dynamic. Static tools check a design against a defined set of rules and flag any violations. Common static tools include design-rule checking (DRC), electrical-rule checking (ERC), and timing analysis. Dynamic tools (such as circuit, logic, and register-transfer-level simulators) imitate the behavior of a design, thus allowing the engineer to test and understand a circuit or system in a variety of environments. Conventional IC design requires three manual translations in traversing the four design steps from architecture to logic to transistor circuit to layout. As a result, most of the design verification efforts focus on establishing the equivalence of the different design representations.

Silicon Compilers, Inc. recently introduced a system (Genesis Silicon Development System) that shifts the process of designing VLSI chips towards the architectural level and away from the classical IC-design considerations of logic and layout topology. Such a shift implies changes in verification methods as well as design methods. This article describes VLSI design verification in the context of this silicon compiler, namely, functional simulation and timing analysis. We treat the two functions separately, describe how they work, and contrast them with conventional verification.

## Silicon Compilation

Just as software compilation synthesizes machine-language code from programs written in a high-level language, the Genesis Silicon Development System synthesizes relevant views of an IC from high-level architectural descriptions. These views are derived from descriptions in terms of structures "known" to the compiler, such as PLAs, ROMs, RAMs, ALUs, registers, and data paths. These structures can be described functionally, in quantity, or in terms of mathematical, logical, or state equations. The design system then synthesizes views of the layout (IC topology), the function (simulation model), and the performance (timing model) of the specified architecture.

The physical circuitry is algorithmically generated using layout/circuit primitives that have been verified previously

Equivalence Check	Traditional Method	Silicon Compilation
Wish to Architecture	RTL Simulation	Functional Simulation <sup>1</sup>
Architecture to Logic	Logic Simulation	(Implicit)
Logic to Circuit	Switch Simulation	(Implicit)
Circuit to Layout	Extraction	(Implicit)
Layout (Absolute)	DRC	(Implicit)
Layout to Wish	Circuit Simulation	Timing Analysis

TABLE 1. Levels of design and verification.

(using conventional verification tools). Layout design of the "known" structures in this system can therefore be characterized as "correct-by-construction." Architectures may be specified hierarchically and the layouts may be constructed hierarchically (wiring blocks into modules and modules into chips). Assembling modules of compiled blocks requires manual placement of block outlines. The system then automatically routes interconnections.

At the architectural level, functionality is verified through functional simulation, while the circuit performance is verified through timing analysis. The functional and circuit models that are used for design verification are automatically synthesized from the design specifications. Typically, the major portion of the development time is spent on these two verification activities. Because the system synthesizes the simulation and timing models automatically as part of module compilation, the design engineer may move with relative ease between design specification and design verification. This ease encourages a design method that is a process of successive, or incremental, refinement.

## Separation of Functional Simulation and Timing Analysis

Table 1 shows the conventional levels of IC design and their respective verification operations. As mentioned above, most of the verification efforts in conventional IC design are concentrated on checking the equivalence between the various design levels. Silicon compilation, on the other hand, replaces all of the manual steps between architecture design and layout design, thus obviating the associated equivalence checking. Instead, this design process requires only functional simulation at the architectural level (to verify the architectural design) and timing analysis at the layout level (to verify the timing performance).



Designers commonly handle functional and timing designs separately, even though the two are to some extent intermingled in an iterative process. When working with synchronous circuits, it is often possible to treat function and timing as separable processes, and thereby deal with only one variable at a time. We strictly separate functional simulation and timing analysis functions in the Genesil system, because the two differ markedly in their goals and methods.

Because a large number of test vectors typically are required to adequately verify all the functions of a large digital network, simulation can be rather time-consuming. Therefore, it is extremely important to minimize the compute time required for each cycle of simulation. For this reason, simulation should be done at the highest possible level (without sacrificing accuracy). Computing timing delays concurrently with the evaluation of functional behavior not only may not yield absolutely accurate timing results due to circuit interactions, but also may further burden the computational requirements for each simulation cycle. While the test vectors are driving the functional simulation to exercise all the functions of the circuitry, timing delay paths could be computed redundantly if they were tagged along in the calculations. On the other hand, a dedicated timing analysis program that evaluates each timing delay path only once would be much more efficient in terms of compute time.

While the compute-time resource is a problem when many test vectors must be used to verify function, the engineering resource in generating those vectors is an even bigger problem. When a design engineer is running a functional or logic simulator, he focuses on searching out the problems in the function of the design. Since his main concern is to design the test vectors for that purpose only, the test vectors may not exercise all of the critical delay paths in the circuit. Hence, some critical short paths (race conditions) and long paths (delay times) may go unnoticed.

On the other hand, a timing analysis program can exhaustively analyze all possible timing paths in the circuit. With pruning of irrelevant paths by the designer, this approach has been found to be feasible. In contrast, it is not feasible to generate automatically test vectors for functional simulation, because it is not possible for a machine to know the intent of the design.

Another distinction argues for the separation of functional and timing analyses: Whereas functional simulation can usually be performed without reference to the process technology, timing analysis calculations depend in detail on physical parameters.

### Functional Simulation

For a large digital network, a number of test vectors on the order of 100,000 is not uncommon. If the circuit is modeled at the gate or switch level, the CPU run time and memory required for each cycle of simulation are very high. Table 2 quantifies this statement for one instruction cycle in a VLSI chip (Kleckner *et al.* 1982).

Silicon compilation focuses the process of designing VLSI chips towards the architectural level, which can be conveniently simulated with functional models. Typically, the majority of a chip design would be composed of complex functional blocks, while the "odds and ends" would be implemented using gate-level blocks. The blocks that are

Level of Simulation	CPU Time	Memory (MB)
RTL	<< 1 min	<< 0.5
Logic	10 min	4
Timing	8 hours	30
Circuit	6 months	250

**TABLE 2. Comparison of run time and memory requirements for simulation of one instruction cycle in a VLSI chip.**

defined at the functional level do not have to be simulated at the gate or switch level, because functionality at these levels is guaranteed by the compilation process. Performance verification, one of the classical imperatives for low-level simulation, is accomplished in an entirely separate step, via timing analysis, as discussed below.

Genesil's functional simulator is implemented using the selective trace event-driven technique, which permits multiple system clocks. Signal values are evaluated between clock edges; in other words, the clock cycles are assumed to be long enough so that all signals stabilize before the clock edges. (The minimum clock cycle times are determined in timing analysis.) Signal values are evaluated by calling block models that dynamically interpret their respective functional parameter specifications.

The simulator's user interface enables the designer to observe and/or modify the state of the simulation network and environment by defining or deleting clock cycle references; setting up and invoking checkpoints; defining vectors and mnemonics; issuing general resets; loading or clearing the contents of a RAM, ROM, or PLA array; and setting up test vectors. In addition, an interactive screen interface can trace signal histories and allow the user to observe and alter current network states. Various screen formats may be defined by the designer for use in interactive simulations or in viewing results of batch-mode runs.

### Timing Analysis

Timing performance in conventional VLSI design commonly has been determined by extracting all the parametric details of the layout of a circuit and then feeding those parameters to a circuit simulation model of the portion of the circuit under study. Table 2 indicates the exorbitant amount of compute time needed to simulate VLSI chips at the circuit level. The magnitude of this expense makes it impractical to use circuit-level simulation to obtain timing data, except for small and isolated pieces of circuitry.

Therefore, the design engineer usually identifies manually portions of the circuit whose delay times he deems to be the worst cases. Due to the complexity of VLSI designs, such manual efforts tend to miss some critical paths, either because of oversight in path selection or mistakes in the circuit design. Furthermore, circuit simulators are data-dependent; the timing information produced depends on the input stimuli. To eliminate these problems, analysis must be performed on the entire chip in a data-independent fashion. However, in order for such automatic path enumeration to be practical, the timing analysis must run much faster than circuit simulation does.

Several timing analysis algorithms have been reported recently (Jouppi 1983; Ousterhout 1983; Lin *et al.* 1984). In terms of

CPU time, a timing analysis program runs up to 10,000 times faster compared to a circuit simulation program such as SPICE, while yielding results that are very close to those that a circuit simulator would estimate for most delay paths.

Because of their speed, timing analyzers can be used for checking all possible timing paths in a VLSI chip. Unlike a circuit simulator, which is driven by external stimuli provided by the design engineer, a timing analyzer automatically enumerates all possible timing paths, analyzes their timing delays, and reports on the worst of them. Hence, this approach is not vulnerable to the design engineer's fallibility in picking out critical paths.

Although timing analysis is not as accurate as circuit simulation, through careful crafting of the device models, adequate results can be obtained. For example, the Genesil Timing Analyzer is fast (2000 transistors per minute) and accurate ( $\pm 10\%$  of SPICE results). The program requires no test vectors, and is exhaustive in its path analysis.

However, in general, not all of the topologically possible delay paths represent signal paths that can occur in practice. Therefore, a timing analysis system must provide a user complete control to filter out unwanted or illogical results. In setting up a timing analysis in Genesil, the user may bind nodes to fixed values, force the direction of signal flow on bidirectional wires, flag nodes to be ignored, and hard-wire delays between two nodes.

To obtain accurate timing results, routing should be completed on the module or chip, because interconnection impedances significantly affect timing. However, the timing of portions of a module may be analyzed as it is being composed by estimating the external load impedances. To do so, a routing estimation is performed or else estimated models of the external circuitry are provided. Such estimations can later be confirmed by analyzing the finished module.

When timing analysis of a synthesized block is requested, the analyzer examines every possible path through the circuitry (subject to the user constraints mentioned above) to determine the worst-case delay times. The system uses built-in knowledge about which parameters are most important to produce a timing data-sheet, similar to what one would see in a typical component "data book". Several reports are provided:

1. A *timing* report identifies those paths that limit the minimum clock periods and duty cycles (rank-ordered from worst to best), lists the corresponding clock period and duty cycle values and the total cycle time, displays the input set-up and hold times, and lists the output delay times with respect to a clock transition.
2. A *node-delay* report lists the maximum and minimum delay times for a given node with respect to the clocks.
3. A *delay-path* report lists the paths that set the maximum and minimum delay between any two nodes.

If, after reviewing the timing report, the engineer finds unsatisfactory delays in portions of the circuit, he can attempt to refine the design. He may rearrange the block placements in order to shorten wiring lengths of critical signals. Or, he may redesign the circuit. For example, long delay paths can be broken by latches, creating a pipeline.

The Genesil Timing Analyzer works from a timing model that is synthesized by the system at the time the block or module is compiled. The model consists of a representation of

the circuit at the transistor level, including all intrinsic resistances and capacitances, and those parasitic values contributed by the interconnection network.

As a result, the attributes of transistors and nodes consist not only of information about themselves, but also of information about their environment and how they are used. For example, the model resolves the directions of all signal flows, and classifies all transistors into one of several types, such as precharging transistors, bootstrap drivers, discharging transistors, or pull-ups. Clearly, the customized device models are crucial to the accuracy of the timing analyzer and also depend in detail on the underlying technology. In order to ease the job of calibrating these models, they are stored in look-up tables (called a "fabline file") instead of being coded into the program algorithm. Thus, the timing analyzer is accurate in terms of the fabrication line specified for the block, module, or chip. By extension, if the system is calibrated for several lines, a designer can compare the predicted performance of a circuit from several prospective foundries by changing the fab-line parameter and recompiling.

### Conclusions

Logic design is a process of incremental refinement, in which design specifications and design goals co-evolve. The design method embodied in the Genesil system requires the user to perform a functional simulation at the architectural level and subsequently, a static timing analysis based upon a model of the final layout. The functional simulation is efficient in terms of computer resources and "easier" than a logic simulation, because the number of structures being simulated in a typical VLSI chip will be less than 100, rather than in the tens of thousands. The static timing analysis runs much faster than a circuit simulation does and automatically enumerates all possible delay paths. Performance verification reduces to a process of checking whether a worst-case path satisfies the design specification.  $\square$

### References

- Jouppi, N. 1983. "TV: An nMOS Timing Analyzer." *Third Caltech Conference on Very Large-Scale Integration*, Computer Science Press, Rockville, MD.
- Kleckner, J.E., R.A. Saleh, and A.R. Newton. 1982. "Electrical Consistency in Schematic Simulation." *ICCC*.
- Ousterhout, J. 1983. "Crystal: A Timing Analyzer for nMOS VLSI." *Third Caltech Conference on Very Large-Scale Integration*, Computer Science Press, Rockville, MD.
- Lin, T. and C.A. Mead. October 1984. "Signal Delay in General RC Networks." *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*.

### About the Author

Edmund K. Cheng is the Vice President of Engineering at Silicon Compilers, Inc. He received the BSEE degree from Ohio University and the MSEE and Ph.D. from the California Institute of Technology. For six years he worked in the microcomputer design engineering department at Intel, where he developed the A/D converters for single-chip microcomputers and managed automotive-engine-control projects. Since 1981, Ed has led the development of the Genesil silicon compiler.





## CAD Systems for IC Design

MARVIN E. DANIEL AND CHARLES W. GWYN, SENIOR MEMBER, IEEE

**Abstract**—As integrated circuit (IC) complexities increase, many existing computer-aided design (CAD) methods must be replaced with an integrated design system to support very large scale integrated (VLSI) circuit and system design. The framework for a hierarchical CAD system is described. The system supports both functional and physical design from initial specification and system synthesis to simulation, mask layout, verification, and documentation. The system is being implemented in phases on a DECSystem 20 computer network and will support evolutionary changes as new technologies are developed and design strategies defined.

### INTRODUCTION

**C**OMPUTER-AIDED DESIGN (CAD) of integrated circuits (IC's) has had various interpretations as a function of time and definition source. These interpretations range from use of simple, interactive graphics and digitizing systems to individual programs for circuit or logic simulation, mask layout, and data manipulation or reformatting. In many instances, the word "aided" is deemphasized to imply nearly automatic design. Within the context used in this paper, CAD refers to a collection of software tools to provide the designer with design assistance during each phase of the design. Although many decisions are made by the software during the design process, important decisions are the designer's responsibility. The computer aids or tools provide the designer with a rapid and orderly method for consolidating and evaluating design ideas and relieve the designer of numerous routine and mechanistic design steps.

### Background

A brief review of some of the techniques and terminology that evolved into today's CAD is instructive to viewing the collection of tools available today. CAD had its origins in the mid-to-late 1950's. With the advent of high-speed digital computers, some of the pioneering work of Kron [1], [2] was applied to the simultaneous solution of network equations. This formulation was used, in part, by computer codes such as NET-1 [3] (Network Analysis Program) and ECAP [4] (Electronic Circuit Analysis Program). From a physical point of view, solution of the network problem predicts the behavior of a system in terms of the element characteristics and interconnections. Viewed as a mathematical problem, the properties of a topological structure (linear graph) and a superimposed algebraic structure (interrelations of the nodes, branches, and meshes of the graph) are determined.

Manuscript received April 10, 1981; revised September 8, 1981. This work was supported by the U.S. Department of Energy.

The authors are with Sandia National Laboratories, Integrated Circuit Design, Dept. 2110, Albuquerque, NM 87185.

This early work of solving steady-state and transient network problems was the genesis of circuit simulation and was designated CAD. By the early 1970's, the growing need to simulate large circuits and thus obtain the detailed solution of a large number of partial differential equations forced the development of optimization methods and higher levels of abstraction to represent physical systems. Whereas very detailed models are used to simulate the behavior of individual transistors, more abstract representations are used for timing and logic simulation. A timing simulator uses only current-voltage tables for transistor models; capacitive loading, and circuit connectivity to determine the signal waveforms at each circuit node. Logic or gate-level simulation solves the equivalent Boolean equations with delay elements inserted between gates to account for signal timing.

The use of computer aids in the layout of IC masks essentially proceeded along two approaches: interactive graphic systems and automatic layout based on standard cells. Early interactive graphic systems provided a method for capturing design by recording coordinate information by manually digitizing and editing data. Methods for superimposing multiple layers, scaling, enlarging, contrasting, and reviewing the results were expanded to provide fast, sophisticated drawing commands for constructing, editing, and reproducing complex figures; performing dimensional tolerance checks; selective area expand, move, and merge; symbolic input; pattern generation, etc.

Automatic layout methods have classically relied on a library of circuit components or cells in the form of mask geometries defining logic gates. Most software required cells with standard heights and varying width. The layout software placed cells in rows, attempts to optimize the cell position in the row, and interconnects the cells in wiring channels between the rows. The automatic standard cell layout programs have evolved from simple linear cell placement in a single row which was subsequently folded to fit a square area [5], to complex placement in two dimensions. The early standard cell layout aids supported the use of single entry (connections on one side of the cell) cells placed in the row in a back-to-back configuration. Power was distributed to the cells through the common connection on the backside of the cell. Newer standard cell layout programs support cells containing terminations on both sides of the cell. Instead of placing cells in a back-to-back configuration, each cell row contains a linear placement of the cells [6], [7] and is separated by wiring channels.

The early use of CAD for physical design verification consisted of performing simple design rule checks for width and spacing violations on mask artwork files. Functional integrity was verified through circuit simulations.

DANIEL AND GWYN: CAD SYSTEMS FOR IC DESIGN

*Initial Sandia Design Aids*

After the initial decision to establish a CAD capability for integrated circuits at Sandia, software was obtained from universities and private industry wherever possible to provide a basic capability. For example, the SPICE [8] circuit analysis code was obtained from the University of California at Berkeley, and the PR2D [6] standard cell layout program for metal gate cells was obtained from RCA. Since Sandia had previously developed a simple logic analysis capability, this work was accelerated to provide gate-level simulation. Software was developed to postprocess the mask layout data to pattern generator formats for mask generation and plot file information for the Xynetics flatbed plotter. A software package was purchased from Systems, Science, and Software, Inc., and installed on an existing interactive graphic system. In addition, translator subroutines were written to convert design information data formats to minimize the manual data translation and to allow the design information to be added only once in the system. The above process is oversimplified, since a substantial commitment of staff was required to: (1) understand the acquired software and debug and correct errors, (2) perform modifications to support the software on Control Data computers, (3) identify and develop required translator software, and (4) develop additional design aids. These problems and the subsequent software modifications required a large manpower investment, since most of the software was not documented, had evolved over many years with several authors, used nonstandard Fortran, and was unstructured.

*CAD System Requirements*

Although the initial design aids provided a valuable capability for simple metal gate CMOS custom IC design, many deficiencies were identified. These deficiencies coupled with the need to support new technologies with shrinking design rules and thus rapidly increasing circuit complexities, new design aids and changing design objectives, required a new approach to the development of aids for IC design.

Several general objectives for new aids were identified. The aids must (1) be user oriented, (2) use modular software, (3) be evolutionary to meet changing design needs, and (4) be integrated into a complete design system rather than exist as an independent collection of disjoint tools.

Computer aids must support both functional and physical design. Functional design aids include synthesis, verification, simulation, and testing at architecture, system, logic, circuit, device, and process levels. Physical design aids support partitioning, layout, and topological analysis at all design levels. Functionality, testability, and physical design must be considered in parallel throughout the design process.

All CAD software must be as technology independent as possible and support various levels of designer sophistication from inexperienced first-time users to state-of-the-art system designers. To meet these goals, the interaction between individual programs, data base, and design engineer must be through a single, consistent interface. This interface should support monitoring the progress of a design, supply options at any stage in the design process, and assist in design document-

TABLE I

Complexity	Examples
VLSI (~10 <sup>5</sup> devices)	Microcomputers, cryptographic circuits, ROMs, RAMs
LST (~10 <sup>4</sup> devices)	Microprocessors, A/D & D/A converters, ALUs, FFT circuits, ROMs, RAMs
MST (~10 <sup>3</sup> devices)	Address, complex gates, multiplexers, ROMs, RAMs
SST (~10 <sup>2</sup> devices)	AND, OR, NAND, NOR gates, buffers, memory cells
Primitive elements	Transistors, resistors, capacitors

tation and maintenance.

A system design language—or Hardware Description Language (HDL)—must be available for describing all levels of system behavior and structure. Organized in a hierarchical manner, the language should support functional and physical descriptions and the relationships among entities.

Synthesis aids must facilitate the addition of sufficient detail to generate a complete system description. Design verification software monitors internal consistency and completeness of system specifications. Final system specifications should be retained in a dynamic data base providing files in the proper format for input to each of the design aids and for documentation.

A complete CAD system satisfying the above requirements has been designed and implementation is in progress. The basic system description has been divided into three sections. The first section describes design flow and the concept of top-down design with bottom-up implementation. A hierarchical design approach is used with appropriate merging of levels to accomplish the design of VLSI systems. Requirements for specific computer aids are outlined in the second section. The final section describes the implementation philosophy: computer hardware, and present software development status.

## HIERARCHICAL DESIGN

The CAD system supports a number of functions at each level in the design hierarchy. Design proceeds in a top-down sequence with bottom-up detailed implementation and addresses both functional and physical problems at each level.

Architecture, the top level of the design hierarchy, contains elements for a broad functional system description, requirements for interfacing units specifying performance and compatibility, and methods for partitioning the system into major functional blocks such as processors, memory, and I/O. The architectural specification can be expanded at the system level to generate a more detailed description consisting of register transfer level subsystem functions.

At the logic level, system functions are defined as interconnections of fundamental gates or modules. Logic modules can be further decomposed into circuit primitives (e.g., transistors, resistors, capacitors). Finally, in order to construct circuit elements and determine their behavior, the physical implementation and process technology may be considered.

To support a variety of technologies in a hierarchical design structure, a data base consisting of a library of elements of varying sophistication must be maintained. A distinct library must exist for each technology used. Typically, the hierarchi-

RCL000104

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. CAD-1, NO. 1, JANUARY 1983




Fig. 1. System design sequence.




Fig. 2. System specification and partitioning.




Fig. 3. IC design planning.

cal library will contain circuits and subcircuits at various levels of complexity (VLSI, LSI, MSI, SSI, circuit primitives and/or discrete devices) as defined in Table I.

Electronic system design using computer aids can be divided into six major design sections: (1) system specification and

partitioning, (2) IC design planning and initial implementation (3) subcircuit design, (4) module design, (5) completion of individual IC design, and (6) completion of system design. A design flow diagram summarizing these major functions is shown in Fig. 1.

RCL000105

Y 19 DANIEL AND GWYN: CAD SYSTEMS FOR IC DESIGN




Fig. 4. Subcircuit design.

The flow diagram in Fig. 1 is subdivided and enlarged to show the individual design steps in Figs. 2-7. The first major step consists of developing system specifications and partitioning guidelines (Fig. 2). After developing general specifications, systems, architecture, algorithms, and major functions are defined. Each subsystem is partitioned into IC blocks which are synthesized and simulated at the system design level. This preliminary design is evaluated and modified if necessary by repeating the above steps.

The next major step in the design is implementation of each block based on the system specification (Fig. 3). For a general electronic system, the first decision to be made is whether to use commercial circuits or custom ICs. If a characterized commercial circuit is available in the library, the circuit is selected.




Fig. 5. Module design.

lected. If the required commercial circuit is not in the library, the specifications must be obtained and compared with the system specification. If the system specifications are met, the commercial circuit can be used; if not, a custom circuit must be designed.

The first step in designing a custom IC is partitioning the IC into subcircuits. Each subcircuit is synthesized and optimized. Module descriptions for each subcircuit are developed and verified, and a preliminary layout using the estimated module sizes is performed. At this point, a decision can be made concerning the adequacy of the partitioning. If the preliminary layout does not conform to the size restrictions for the circuit or if during the circuit verification, signal-delay paths are longer than desired, the partitioning must be modified and the circuit design repeated.

If partitioning is acceptable, the subcircuit design step can be initiated (Fig. 4). For each subcircuit design, a decision must be made concerning the adequacy of modules in the library for implementing the design; new modules must be designed and characterized as required (Fig. 5).

During subcircuit implementation, each circuit can be simulated at various individual or combined simulation levels, the testability evaluated, and the artwork generated. After art-

RCL000106

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. CAD-1, NO. 1, JANUARY 1983




Fig. 6. Completion of IC design.

work design, the simulation net list must be updated to include circuit parasitics associated with the specific layout. This simulation also provides information concerning circuit output drive and power required for subcircuit operation. If the simulation is within tolerance, static design verification is initiated; connectivity is traced; and the layout is checked for conformance to design rules. The layout and associated simulation characteristics are compared with the initial circuit specifications. Finally, test information is generated for the subcircuit.

After each subcircuit design has been completed and verified, the circuit design information is added to a design file in the data base. The next major step consists of completing the IC design by combining subcircuit design information (Fig. 6). The IC layout is assembled by placing and interconnecting subcircuit layouts. The simulation is updated to assure correct circuit operation, test specifications are generated, and a fault dictionary is developed for system diagnosis. Physical design verification, including global rule checks and connectivity checks, is performed, and the mask information for each IC is generated. Finally, design information for each IC is added to the system data base.

The last major step in the design sequence consists of completing the system design (Fig. 7). After selecting commercial circuits or designing custom IC's, layouts are performed for the system circuit boards. After the printed- or hybrid-circuit board layouts have been completed, the entire system is simu-




Fig. 7. Completion of system design.

lated, using detailed design information for each circuit. The simulation determines the electrical characteristics of the system and provides a final functional design verification by comparing simulation results with initial design specifications. Test sequences for the individual IC's are combined to produce system tests at the printed-circuit board or hybrid-circuit level. During the final step, system design documentation is generated and archived. Generating system documentation consists of obtaining information from the design data base and consolidating it into the appropriate format. In addition to the mask plot files and test-sequence information, the documentation includes system performance information with tolerance specifications for acceptance of the final system.

The complete CAD system for IC design will include a number of computer programs. These aids can be categorized as follows: design specification and partitioning, system and circuit synthesis, system partitioning, simulation at various levels, IC mask layout, design verification, testability evaluation, test sequence generation, data base, and design documentation.

#### SPECIFIC COMPUTER AIDS REQUIREMENTS

In addition to a number of specific computer programs for supporting a hierarchical design, an extensive data base and support software for monitoring the design flow and communication are required. Requirements for specific programs and interfaces are outlined below.

#### Design Executive

Currently, most design automation programs exist as independent entities with idiosyncratic user interfaces and incompatible I/O structures. A Design Executive can provide a single



JANUARY DANIEL AND GWYN: CAD SYSTEMS FOR IC DESIGN

consistent interface between a user and the complete set of computer aids available on the CAD system.

The Design Executive supports the complex CAD system structure by mediating interactions between the user and the system, the system and the data base, and the user and the data base. The executive system user interface supports comprehensive "HELP" capabilities, the HDL, and a logically integrated command language. Documentation describing the system and the CAD codes is maintained by the Design Executive in a hierarchical configuration. User access to this documentation structure is facilitated by the intelligent intervention of the Design Executive.

#### HDL-Design Specification

The structure and behavior of a digital system must be described in various ways at many levels to completely characterize a design. Existing "languages" such as ISP [9], DDL [10], HDL [11] and are usually associated with specific descriptions of architecture, system behavior, system structure, logical structure, circuit structure, logical behavior, or physical structure. These descriptions lack the generality required to support VLSI design, since most are applicable to one level of design and a particular design style and are not integrated into a complete design system.

Ultimately, a comprehensive HDL must be used to describe all levels of system behavior and structure, including normal and faulty electrical operation, logical and functional behavior, and physical structure. Organized in a hierarchical manner, the HDL should allow description of functional and physical entities and relationships among entities.

#### Synthesis and Functional Verification

Functional synthesis begins at the architecture level with a description of the overall behavior of a large system and interaction with the environment. As synthesis proceeds, more structural detail is added at system, logic, and circuit levels in the form of interconnection structures. Concurrently, behavior specifications are developed at each level of the design hierarchy.

During synthesis, the actual behavior of the system must be modeled to match the specifications. To effect the match, models are required for computational algorithms and interconnects, and procedures for mapping one into the other. Models must be expressible in a computer-readable form in order to manage complexity with an interactive computer support system, permit the separation of structure from associated behavior, and support direct fabrication of the synthesized system.

#### Simulation

Simulation, or dynamic design verification, is the process of calculating the behavior of a system within an environment specified by the designer. The objective of simulation is to verify that the system will perform correctly in an operational environment.

Ideally, simulation should be multilevel; i.e., consider larger circuits at a less detailed level with the capability of simultaneously simulating subcircuits more exactly. This concept

complements the hierarchical design implementation. In a hierarchical simulator, the basic elements are more complex than simple modules or gates. Models are formulated for entire IC's and include gate, function, and transistor models. Parts of a system are simulated in great detail while other parts are simulated abstractly. Models are written in high-level languages, with models for MSI or LSI blocks only slightly more complex than the model for a simple NAND gate. Thus a system of many thousands of devices or gates can be reduced to a few hundred hierarchical models, making it feasible to simulate entire VLSI systems.

#### Testability

Testing is the process of verifying that a system is operating properly. Because of the increased complexity of VLSI circuits, the difficulty of testing is substantially increased. To ensure that a circuit can be tested, design-for-testability techniques must be used throughout the design process.

Approaches to design-for-testability fall into two major categories: testable design styles and testability measure analysis. The use of a testable design style guarantees that generating tests for a circuit will not be impossible. Testability measure analysis computes the difficulty of controlling and observing each internal node from primary input or output pads. This information is used in the design process to locate potential circuit testing problems and provide feedback about the effect of circuit modifications on testability.

In developing a test sequence, knowing that a good test exists is not the same as knowing the test. Deriving a test is the task of the test sequence generation phase. Given a digital circuit and a set of possible faults, a series of input signals (vectors) is generated that will force any faulty circuit to behave differently from the fault-free circuit. The test sequences depend not only upon the intended function of the circuit but also upon the fault set assumed. Test-sequence generation must proceed concurrently with the hierarchical design process.

#### Physical Design Aids

Physical design aids include tools to partition, place, and interconnect circuit components and verification tools to ensure the synthesis has been performed properly. To provide an optimum system, physical design must be considered in parallel with functional design and testability.

**Partitioning**—Partitioning programs operate on both functional and physical entities. Partitioning techniques must function in both the initial design and detailed implementation phases. During top-down design, partitioning aids are needed for hierarchical decomposition. During bottom-up implementation, partitions are modified based on lower level implementations.

In addition to optimizing a circuit element assignment based on size and external pin connections, parameters such as circuit speed, power dissipation, and functional groupings must be considered. The partitioning aids must be capable of optimizing any of these quantities as a function of the others.

**Symbolic layout**—Provides a shorthand method for manually sketching a circuit layout using specified symbols to represent

RCL000108

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. CAD-1, NO. 1, JANUARY 1983

various types of transistors and interconnections. The initial layout can be performed on grided paper or directly on an interactive graphics system. During layout, the designer is not concerned with the geometric design rules. Symbolic layouts are postprocessed using computer aids which expand and relocate all symbols and interconnects based on the geometric design rules for the specified technology to provide mask artwork files.

**Physical layout**—The physical layout phase of IC design involves positioning and interconnecting electrical components. In hierarchical design, the concept of a component is generalized. Components may range in complexity from primitive transistors and fundamental gates to microprocessors that can be combined to form a microcomputer.

Hierarchical layout is applicable to a wide range of physical design levels. At the highest design level, the shape of LSI components may be adjusted and combined to form a VLSI circuit. At the lower design levels, the same algorithms may be used to combine gates into registers or transistors into gates.

**Topological analysis**—Because of the high costs and long lead times involved in the fabrication of IC's, it is important to verify the correctness of a circuit design before manufacture. Verification tools must ensure correct physical mask layout, functional operation, and that electrical characteristics are within specified tolerances.

Topological analysis tools can be used to verify correctness of physical layout data by examining the artwork data and the circuit inputs and outputs. Design-rule checking codes perform geometrical, logical, and topological operations on artwork data and compare the results with design rules for the specified technology. Connectivity and electrical parameter data are used to reconstruct a detailed circuit including parasitic electrical components. This reconstructed circuit can be used in performing an accurate functional and timing analysis.

#### Circuit Design Documentation

After a circuit or system design has been completed, the design can be documented by collecting information from the data base generated during the design process. Design documentation includes information for fabricating the IC's and system as well as information for archiving the completed design to support later modifications. Computer aids should collect manufacturing and archival information and generate appropriate files, specifications, and reports.

#### Data Base

In general, the distinction between programs and data is that programs are active, data is passive (i.e., programs operate on data). The necessity for supporting the initial design, design changes, and providing software transportability dictates consistency in data handling procedures and mechanisms. Therefore, an efficient data base is vital for coordinating the various functions. As systems become more complex, it is imperative that an overall data base be established and maintained to ensure consistency in design and to eliminate duplication of information.




Fig. 8. Sandia hierarchical CAD system.

The data base must be designed in a flexible and modular fashion to provide upward compatibility with computer hardware and the evolving CAD software. Modularity is important where various portions of the data base may reside at more than one computer node. In addition to the actual data used by CAD programs, the data base should contain all necessary information to properly document elements being designed.

#### SANDIA CAD SYSTEM IMPLEMENTATION

A CAD System meeting the criteria outlined above is being implemented in phases at Sandia National Laboratories to provide design capability for LSI circuits initially, with evolutionary expansion and enhancement as required to support VLSI designs.

The design procedures consist of: (1) identifying critical aids in the design process based on user needs, (2) acquiring existing software when available and subsequently modifying it to meet system and user needs, (3) developing new aids with appropriate expansion capabilities to support hierarchical design, and (4) integration of all aids into the design system framework. A block diagram outlining the present system implementation is shown in Fig. 8. The solid blocks represent areas where design support is presently available, and the dashed blocks indicate work in progress. Brief descriptions of the hardware and software are given below.

#### Hardware

The software is supported on a dedicated DECSYSTEM 20 computer system containing 1 million words of main memory, 160 million words of disk files, and two 9-track 800/1600 bit/in, 75 in/s tape drives. Two Applicon 860 interactive graphics systems and a Versatec 36" electrostatic plotter are connected to the DECSYSTEM 20. A VAX 11/780 computer containing 4 megabytes of main memory, 323 megabytes of disk files, and 2 9-track 800/1600 bit/in, 125 in/s tape drive is interfaced in a network configuration to provide additional computing capability. Communication among the computers

RCL000109

DANIEL AND GWYN: CAD SYSTEMS FOR IC DESIGN

and the Applicon systems is supported by DECnet. Both dial-up and direct-wired access to the system provide support for alphanumeric and graphics terminals.

### Design Software

A Universal HDL (UHDL) is being developed in essentially three stages consisting of: (1) language formation by phrase concatenation, (2) redundancy removal, and (3) consolidation and rewrite of the compound language. During the first step, the SDL [11] language (a PASCAL-like description) is used to describe system structure. Other languages are appended in phrase form to describe functional behavior. After gaining experience with the composite languages and after the deficiencies and required enhancements have been identified, a language for the initial UHDL will be written. Continuous refinement and enhancement of the UHDL will be required to meet design and documentation needs.

Translation from UHDL descriptions (initially SDL) to the required formats for simulation, layout, and verification programs is performed by the Design Executive. The Design Executive also manages the data flow between the Data Base files (outlined below) and each of the design aids.

Design synthesis aids currently available include MINI [12] and DDA [13] (Digital Design Aids). MINI, a Programmable Logic Array (PLA) minimization program uses a branch-and-bound algorithm to produce the optimal two-level realization of a set of Boolean equations. DDA provides synthesis of a sequential-state machine based on flow diagram, state assignment, and flip-flop type.

Logic-level design consists of defining, in complete detail, all components (gates, cells, modules, etc.) and interconnections required to implement a specified function. The SALOGS [14] (Sandia Logic Simulator) program performs true-value 4-state logic simulation (true, false, undefined, and high impedance) and 8-state timing simulation (four states plus transition to each of the four states) as well as states-applied and gate activity analysis and fault simulation. SALOGS is used for dynamic design verification, test sequence evaluation, and fault coverage calculations. Race and hazard analysis is available and the program is capable of using library or user-defined models.

A typical input/output for SALOGS is shown in Fig. 9 for a small logic circuit. The input consists of a connectivity description of logic gates or cells contained in the model library. The plotted output describes the logic signal changes as a function of time for each of the nodes indicated.

Although approximate timing simulation is accomplished in SALOGS through the use of extra states to represent logic values in transition, more exact timing simulation is possible with MOTIS-C [15] and SIMPIL [16] for MOS and  $1^{\circ}$ L circuits, respectively. These programs use tables to describe active devices in a circuit instead of models with complex equations. Both programs provide more accurate analysis than logic simulators and run more efficiently than circuit simulation codes such as SPICE.

A more exact circuit analysis is obtained by using the SANCA (Sandia Circuit Analysis) program circuit simulation program based on SPICE. This program simulates MOS and bipolar




Fig. 9. Typical logic simulation input and output using SALOGS.

circuits, including analog and digital circuits, by numerically solving the network equations to calculate the desired voltages and currents. The cost of increased accuracy (over timing simulation) is a decrease in both execution speed and circuit size that can be analyzed. Model libraries [17] for circuit analysis are maintained to reflect varying levels of accuracy and different modeling philosophies. Circuit models based on device physics, empirical behavior, and hybrid approaches are all used in the circuit simulation environment. SANCA is an enhanced, quasi-interactive, topological analysis program containing model information for specific Sandia technologies and output plot routines.

Physical mask layout is performed using the SICLOPS [18], [19] (Sandia IC Layout Optimization System) and SLOOP [20] (Standard cell LayOut Optimization Program) programs to automatically place and interconnect generalized circuit elements. Two different forms of mask layout are used. A hierarchical mask layout system has been developed and used for specific designs. Hierarchical layout is applicable to a wide range of design levels. At one extreme, LSI components can be combined to form a VLSI circuit. At the other extreme, the same algorithms can be used to combine gates into registers based on a standard cell layout. This hierarchical approach relies on the use of SICLOPS to perform an automatic layout of an integrated circuit using rectangular-shaped blocks. The blocks must be rectangular and can be of arbitrary size and aspect ratio. The program automatically places the blocks and performs the interconnections. Each of the blocks can contain nested subblocks to any depth to provide a hierarchical layout. SICLOPS can also be used to layout a thick film hybrid circuit, as shown in Fig. 10.

The more conventional layout using standard cells placed in rows with interconnection between cell rows in routing channels is supported by SLOOP. In addition to designing modules used by SICLOPS, conventional standard cell IC layouts can be designed. The basic program can be used in an interactive mode to optimize the design, will perform a 100-percent completion of all interconnections by expanding the chip size as required to complete interconnections, contains hierarchical interfaces for use with the SICLOPS code, and supports multiport gates or cells. A typical IC design using SLOOP is shown in Fig. 11.

RCL000110



10 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. CAD-1, NO. 1, JANUARY 1983




Fig. 10. Thick-film hybrid circuit layout obtained using SICLOPS.




Fig. 11. Typical standard cell IC design using SLOOP.

RCL000111

JANUARY 1988 DANIEL AND GWYN: CAD SYSTEMS FOR IC DESIGN

The LOGMASC (LOGical MASK Checking) [21] program is a tool for design rule checking of IC masks. This program produces Boolean logic combinations of mask levels and is based on pattern recognition techniques. LOGMASC provides essentially all design rule checks which can be performed manually and provides pattern identification and extensive topological and geometrical information concerning the interrelationships of entities in the file. False errors are minimized by selectively applying design rule checks based on the circuit use of the particular patterns begin checked. Many of the algorithms can be used to solve other mask analysis problems in addition to the design rule checks.

During the circuit mask design process, transistor current or voltage gains, resistance, and capacitance values are scaled and converted to area definitions based on the nominal circuit parameter values used for circuit analysis. The actual sizes of the circuit elements and devices are adjusted to fit layout constraints based on minimum spacing, relative element partitioning, and size requirements. The actual circuit defined by the mask layout may be quite different than the original circuit schematic. For example, the interconnection distances between transistors introduce resistances and capacitances into the circuit which were not included in the initial circuit simulation. Additional parasitic transistors and diodes can be unintentionally introduced into the circuit which can cause improper operation. The CMAT [22] (Circuit MASK Translator) code operates on circuit mask information, using pattern recognition to recognize and transcribe the mask areas into the circuit elements. CMAT employs the basic Boolean operations algorithms contained in LOGMASC and performs the required scaling operations to obtain circuit element values.

SCOAP [23] (Sandia Controllability Observability Analysis Program) is used to evaluate the testability of a circuit after the basic circuit design has been completed. This analysis is performed prior to layout and is based on a simple analysis of the logic interconnectivity. The SCOAP program calculates the ease or difficulty of setting an internal node from a primary input to a zero or one and the difficulty of observing a logic value at any internal node from a primary output. The zero and one values for controllability may be different depending upon the exact circuitry and interconnection of the logic gates. For nodes having very high values for controllability or observability changes are usually required in the logic circuitry to reduce the controllability and observability numbers. This reduction is required, since the numbers are proportional to the testing difficulty. For nodes with high controllability/observability measures, additional input or output test points or signal multiplexing may be required to set logic gates or observe node logic values to achieve circuit testability. At present, a structured design for testability, such as the IBM LSSD [24] approach, is not required. However, since the designer is responsible for designing a testable circuit, techniques equivalent to the LSSD approach may be used in the design based on the testability analysis information.

The testability analysis program is used for both combinational and sequential circuits. Combinational measures basically relate to the number of different line assignments or input assignments which must be made to set an internal node to a




Fig. 12. Testability analysis using SCOAP.

given value. For sequential circuits, the measures relate to the number of clock cycles or time frames required to propagate a specified logic value from an input pad to a node or from a specific node to an output terminal.

An example at testability analysis is shown in Fig. 12. All input nodes are directly controllable as indicated for the four nodes with a "zero controllability" value of one. The most difficult node to control is usually an output node; for this example, output 2 has a zero controllability value of six. The observability is shown in the lower left of the figure. Again, the most observable nodes are the output nodes as indicated by the two nodes with an observability value of one. Ordinarily the most difficult nodes to observe are the input nodes and, therefore, the nodes A, B, C, and CLK should be the least observable. In this case, the CLK signal is input to a transmission gate between nodes AB and Q; a change of state at node AB must occur to observe the clock signal and, therefore, the CLK signal has the large value of 10 for observability.

#### Data Base

Because of the initial need for integrating loosely related CAD software and evolving design system specifications, a data-file base has been developed. The Sandia CAD data structure [25] is in the form of a "decision tree"; that is, one that can lose its leaves. This structure is a two-dimensional network with several restrictions. In one dimension the data structure forms a shallow tree one level deep. That is, any number of data types can be associated with a given node, but they may not be broken down further. In the other dimension, the structure is a network of nodes and subnodes to any depth. The leaves on the tree are the equivalent of small sequential files of data which can be retrieved by the user application program. This data file approach forces the designer to conform to a hierarchical structure while maintaining the freedom to store test files, documentation, etc., in the same file.

#### SUMMARY AND FUTURE PLANS

Although a basic computer-aided LSI design capability has been established and is used by design engineers, the system is continuously evolving as new capabilities and enhancements

RCL000112

are added. The modular programs and data structures, as well as the flexibility designed into the overall system framework, tend to minimize the cost for system modification as requirements change. In addition to continuous enhancement of existing programs, new aids for design synthesis, hierarchical simulation, symbolic layout, and test sequence generation will be developed. A continuing emphasis is placed on integrating the CAD software into a complete design system.

## REFERENCES

- [1] G. Kron, *Tensor Analysis of Networks*. New York: Wiley, 1939.
- [2] —, "A set of principles to interconnect the solutions of physical systems," *J. Appl. Phys.*, vol. 24, pp. 965-980.
- [3] A. F. Malinberg, F. L. Cornwell, and F. N. Hofer, "NET-1 network analysis program," Los Alamos Rep. LA-3119, 1964.
- [4] R. W. Jensen and M. D. Lieberman, *The IBM Circuit Analysis Program*. Englewood Cliffs, NJ: Prentice-Hall, 1968.
- [5] A. Feller and M. D. Agostino, "Computer-aided mask artwork generation for IC arrays," in *Proc. 1968 IEEE Computer Group Conf.*, pp. 23-26.
- [6] A. Feller, "Automatic layout of low-cost quick-turnaround random-logic custom LSI devices," in *Proc. 13th Design Automation Conf.*, pp. 79-85, June 1976.
- [7] G. Fensky, D. N. Deutsch, and D. G. Schweikert, "LTX-A system for the directed automatic design of LSI circuits," in *Proc. 13th Design Automation Conf.*, pp. 399-407, June 1976.
- [8] E. Cohen, Program reference for SPICE 2, Memo ERL-M592, Electronics Research Laboratory, Univ. California at Berkeley, June 1976.
- [9] M. R. Barabaci et al., The ISPS computer description language, Tech. Rep. Dept. of Computer Science, Carnegie-Mellon Univ., Pittsburgh, PA, Mar. 1978.
- [10] W. E. Cory et al., An introduction to the DDL-P language, Tech. Rep. 163, Computer Systems Lab., Stanford Univ., Stanford, CA, Mar. 1979.
- [11] W. M. van Cleemput, A structural design language for computer-aided design of digital systems, Tech. Rep. 136, Digital Systems Lab., Stanford Univ., Stanford, CA, Apr. 1977.
- [12] J. Abraham, MINI-A logic minimization program, Univ. Illinois, Urbana, IL.
- [13] DDA-Digital design aide for state machine synthesis, Tektronix, private communication.
- [14] J. M. Acken and J. D. Stauffer, "Logic circuit simulation," *IEEE Circuits Syst. Mag.*, vol. 1, no. 2, pp. 3-12, June 1979.
- [15] S. P. Fan et al., "MOTIS-C: A new circuit simulator for MOS LSI circuits," in *Proc. IEEE 1977 Int. Symp. on Circuits and Systems*, pp. 700-703, Apr. 1977.
- [16] G. R. Boyle, *Simulation of Integrated Injection Logic*, Memo. UCB/ERL M78/13, Electron. Res. Lab., Univ. California at Berkeley, Mar. 1978.
- [17] D. R. Alexander, R. J. Antinone, and G. W. Brown, *SPICE 2 Modeling Handbook*, BDM/A-77-071-TR, May 1977.
- [18] B. T. Preas and W. M. van Cleemput, "Placement algorithms for arbitrarily shaped blocks," in *Proc. 16th Design Automation Conf.*, June 1979.
- [19] B. T. Preas and W. M. van Cleemput, "Routing algorithms for hierarchical IC layout," in *Proc. Int. Symp. Circuits and Systems*, July 1979.
- [20] SLOOP (Standard-Cell Layout Optimization Program), Sandia Lab., to be published.
- [21] B. W. Lindsay and B. T. Preas, "Design rule checking and analysis of IC mask designs," in *Proc. 13th Design Automation Conf.*, June 1976.
- [22] B. T. Preas et al., "Automatic circuit analysis based on mask information," in *Proc. 13th Design Automation Conf.*, June 1976.
- [23] L. H. Goldstein, "Controllability observability analysis of digital circuits," *IEEE Trans. Circuits Syst.*, vol. CAS-26, Sept. 1979.
- [24] E. B. Eichelberger and T. W. Williams, "A logic design structure for LSI testability," in *Proc. 14th Design Automation Conf.*, pp. 462-468, June 1977.
- [25] J. D. Stauffer, "SADIST (The Sandia Data Index Structure)," Sandia National Lab., Albuquerque, NM, SAND80-1999, Nov. 1980.



Marvin E. Daniel was born in Dexter, KS, on December 19, 1938. He received the B.S.E.E. degree from Kansas State University in 1961, the M.S.E.E. degree from University of New Mexico, Albuquerque, in 1963, and the Ph.D. degree in electrical engineering from Oklahoma State University, in 1966.

In 1961, he joined Sandia National Laboratories, Albuquerque, where he has worked in a variety of positions including: design of test equipment, application of minicomputers to automated test systems, development of mathematical models for CAD programs, modeling of radiation effects in semiconductor devices, analysis of weapon systems, economic studies of fusion and fossil fuel energy systems, and for the past two-and-one-half years has been supervisor of the Computer-Aided Design Division in the IC Design and Fabrication organization. He is the author of numerous papers and articles, particularly in the areas of programs and models for computer-aided design.



Charles W. Gwyn (M'68-SM'75) received the B.S. degree in electrical engineering from the University of Kansas, Lawrence, in 1961, and the M.S. and Ph.D. degrees in electrical engineering from the University of New Mexico, Albuquerque, in 1963 and 1968, respectively.

He joined Sandia National Laboratories, Albuquerque, in 1961, as a staff member where he was engaged in many phases of nuclear radiation effects studies, including the study of radiation effects on semiconductor devices and analysis of the vulnerability of electrical systems to a radiation environment. In 1973 he was assigned supervisory responsibility for the Computer-Aided Design and Analysis Division, and for developing computer techniques for use in the design, analysis, and layout of the large scale integration (LSI) circuits. Currently he is department manager for the IC Design Department and has responsibility for monoxide semiconductor (MOS) and bipolar IC design and testing, development of computer aids, and development and procurement of special semiconductor devices.

Abstract—R... result in... to help the c... M... yield by... the so-called... technique... may real... meth... problem... implement... variations

Due to... manu... suit perfo... Beca... will... than 10... production... yield ma...

Each to y... procedure... intro... which is de... p for... finally if... compon... value... is define

$R_s = \{p\}$ ... We assum... tional spac... do assum... nce diffe...

Manuscript... was at... ECS 7... M. V... Omega-Me... Instituto Su... W. Di... Omega-Me... Vectors... superscript... represent

## An Overview of Logic Synthesis Systems

Louise Trevillyan

IBM Thomas J. Watson Research Center  
Yorktown Heights, New York, 10598

VINCENT M. TRANS  
EXAMINER  
ART UNIT 334

### Abstract

The term *logic synthesis* is used to describe systems that range from relatively simple mapping schemes to tools with sophisticated logic optimizations. In this tutorial, the requirements on logic synthesis systems will be discussed and the advantages and disadvantages of different approaches to logic synthesis will be presented.

### Introduction

The goal of a logic synthesis system is to increase the productivity of logic designers by automating some or all of the logic design process. In general, this means that such a system automates the production of a technology-specific implementation of a logic function from some more abstract representation of the function. Proposals as to how to accomplish this goal range from straightforward, low-risk mapping schemes to very ambitious, but high-risk, methods of generating logic from high-level algorithms.

In a mapping approach, the design is entered at a low level, either in terms of technology primitives or in terms of "generic" functions which bear a close relationship to the target technology. Very few decisions about the form of the logic need to be made by the system. This method automates some of the more tedious aspects of logic design, and is low risk because the human designer has almost complete control of the resulting implementation, making the success rate for synthesis virtually 100%.

At the other end of the spectrum, there are systems that accept a logic specification in a form similar to a programming language. Almost all of the structural deci-

sions about the logic are made by the synthesis programs. Insertion of memory elements, state assignment, and sharing functional units (ALUs, etc.) are examples of the issues that must be addressed. From the algorithmic description along with constraints on logic size and speed, these systems are expected to produce a complete, usable logic implementation. With current software technology, the likelihood of this being achievable on a system of any size is fairly remote, so the risk of relying on such an approach in a production environment is quite high.

There are also a large number of systems that inhabit the middle ground between these extremes. Most of these programs operate at the *register-transfer* level, in which the designer has made some decisions about the placement of cycle boundaries and the gross structure of the logic, but leaves the decisions about the local structure of the logic up to the program. As would be expected, the success rate of such systems falls between the success rates of the two extremes.

No matter how ambitious the approach, there are certain problems relating to logic quality and usability that must be faced by a synthesis system. Parts I and II of this tutorial describe these problems. In Part III, the approaches to synthesis are categorized. A single system in each category is discussed in order to illustrate how the problems of synthesis are addressed by the approach. The systems chosen are by no means the only such systems. They were chosen because there is enough published information about them to allow evaluation with respect to the criteria given in parts I and II. References [1,2,3] are recommended for additional descriptions and comparisons of recent synthesis systems.

### 1. Issues in Logic Synthesis

Many synthesis systems deal explicitly with the physical design of the implementation, but in this tutorial, only issues of logic design will be considered. The prerequisite for any synthesis system is that it reliably generate

Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission.

functionally correct, technology-legal implementations. Issues of logic quality are always secondary to those of correctness. Assuming correctness and legality, there are several other criteria by which the quality of synthesis-generated logic should be judged:

**Area.** This is the classical measure of the effectiveness of a synthesis tool and is usually the first problem addressed by any system. The goal is to make the area, whether measured in terms of cells of a gate-array, devices, equivalent-NAND, or square millimeters of a chip, comparable to that which can be achieved by manual design. Area is not the sole or final measure of the quality of the generated logic. Attention to other constraints, especially timing, can cause the area of the logic to increase. An implementation which meets timing constraints is superior to smaller logic which does not.

**Speed.** Logic implementations are subject to requirements on the minimum and maximum lengths of paths through the logic. These constraints can be stated in terms of actual arrival and required times expressed in units of time or they may be given in terms of levels of logic. In either case, it is desirable for synthesis to react to timing constraints by making intelligent space-time trade-offs. A good goal for a synthesis program is to generate the smallest logic that meets the constraints on path lengths. The issue of power consumption is related to both speed and area, and is usually part of timing correction. Using higher power will tend to speed up logic but will make the logic bigger and hotter. The decision as to the use of power must be balanced with time, space, and total power limit considerations.

**Redundancy.** A connection is *logically redundant* if it can be replaced by a constant without changing the logic function at any observable point (memory or output) in the design. It is necessary to remove redundant connections both because of chip testability requirements and because excessive connections lead to increased area, path lengths, and wireability problems. The source of redundancies can be the input specification or logic simplifications which cause connections to be moved or logic to be copied.

**Physical Design.** Although synthesis is not primarily concerned with physical design, some consideration of physical design issues is needed when performing logic design. Even if a synthesized implementation has met all of its logic-level constraints, it still is not a usable design unless it can be placed and wired, and, furthermore, it still satisfies the timing requirements after physical design has been performed.

Additionally, other topics such as error detection/fault isolation, self-test, and simultaneous switching could be addressed by a synthesis system.

## II. System Characteristics

The other category of requirements usually has very little to do with the logic design objectives of a synthesis system, but is equally important in terms of a usable tool. No matter how good the quality of the logic, a synthesis system is useless as a design automation tool unless a logic designer can effectively and efficiently use it to help him do his job.

**Capacity/Performance.** The main justification for a synthesis system is usually that, with the advent of VLSI, the complexity and amounts of logic that need to be designed have increased so greatly that manual design is ineffective or too expensive. A useful synthesis system should have algorithms that scale in a reasonable way with the size of the design, and should either be able to handle very large flat designs or should provide hierarchical capabilities. If hierarchy is used, it is desirable to have some mechanism for cross-partition simplifications to handle global issues (such as redundancy removal).

**Stability.** We will call a system stable if a "small" change in the input specification produces a correspondingly small change in the output implementation. This is a useful attribute in cases where the designer is attempting to "tune" the design. For example, a designer loses productivity when a change to the specification to improve the timing on one path causes another path to become too long or an explosion in area in some other part of the logic.

**Flexibility.** The system should be able to accommodate varying input formats, technologies, design styles, and project requirements.

**Output interfaces.** The outputs of the synthesis system should not require manual manipulation to prepare it for further processing, and its output should be complete in the sense that everything needed for further processing is provided by the synthesis system. In addition to the design itself, this might include separate files of timing or verification data, graphic forms of the logic, or a form suitable for entry into a logic editor.

**Interactive capabilities.** It may be useful to allow the designer to "guide" the synthesis process by applying simplifications to only some parts of the logic or by varying the order of optimizations. One of the arguments in favor of synthesis is that the output is "correct by construction". If interactive systems include the capability of editing the logic, this advantage may be lost.

*Usability.* The system should be convenient for a logic designer to use. This means that consideration should be given to topics such as the design of the input language or editor, the amount of training a designer needs to use the system, and the understandability of the output of the system. Judging usability requires "hands on" use of a system. Since this was not possible, no attempt will be made to evaluate the usability of the systems discussed in this tutorial.

Other important topics related to synthesis are *logic comparison* and *incremental processing*. The goal of logic comparison is to verify that two logic models perform the same function. It can be used as a check on a synthesis system, when manual changes are made to synthesized logic, or in doing incremental processing. Incremental processing is most useful when employed together with an incremental physical design system. Given the large size of today's chips, physical design can be very time-consuming. When the logic is modified after physical design has been performed, it is useful if the synthesis system can bound the logic changes so that incremental physical design can be done. This can be done either by comparison of the original synthesized design with the new one and generating a change file, or by using hierarchical techniques in synthesis that bound the change to the size of the piece that has been modified. In the latter case, the responsibility is on the designer to provide suitably sized partitions in the hierarchy.

### III. Approaches to the Problem

As has been mentioned, the range of synthesis systems, in terms of the problems they address, the sophistication of the algorithms, and the level of ambition of the systems, is very broad. In this section, we will examine five existing synthesis systems that typify the various approaches.

#### *Polaris, a mapping system*

One of the most simple, but extremely effective, synthesis systems is the one developed by Hitachi and used on virtually all of the chips in its M-68X processor [4,5]. The objective of this system is to always give the designer exactly the logic he expects with respect to gate counts and path lengths and to satisfy the electrical and physical constraints of the technology. The design is entered at a fairly low level in the ALDL language and the synthesis algorithm "maps functional specifications to target technology components on a one-to-one basis" [5 p 367]. The system does in fact make changes to the logic. It coalesces identical nodes and performs fan-in adjustment while translating the language into a graph form. It follows this by mapping the logical gate

structure into allowed physical gates using a leveled polarity-propagation scheme. The system contains a table of physical gates that is ordered by desirability of use. The polarity propagation proceeds from the logic outputs toward the inputs, choosing the highest priority physical gate that includes the correct logic function and satisfies physical requirements (such as fan-in and dotting rules). The choice of the function to be used at a gate determines the required polarities of the logic that feeds the gate. Inverters are inserted when there is a polarity mismatch. Finally, a table-driven process is used to map the logic from physical gates into the physical units which correspond to the primitives of the gate-array.

In addition to synthesizing logic, the system is able to use complex modules specified by the designer and customize them to their place of use by deleting unused logic terminals. It can also copy hand-designed "basic modules" into the logic.

The Hitachi system addresses problems of correctness and legality but leaves issues of area, speed, etc. largely in the hands of the logic designer. The algorithms used appear to be linear in the design size, and, because it makes no dramatic changes to the logic, it rates high on stability and flexibility. It is not clear how many gates the system can actually handle, but the functional units used for synthesis appear to be in the 30-50 gate range. Logic comparison and incremental processing capabilities are available [6]. The small size of the models probably has more to do with the incremental synthesis and physical design capabilities than with any restriction on the synthesis system itself.

Productivity is gained in the Hitachi framework by relieving the designer of the necessity of doing many of the tedious and mechanical jobs required in gate-array/standard-cell design. However, most of the detailed logic decisions are still left to the designer to handle. Other systems which also operate at a register-transfer level are more ambitious in this respect. The large number of "higher-level" register-transfer level synthesis schemes can be classified roughly into three paradigms: algebraic, compiler-like, and expert-system. In the following sections, we will focus on an example of each of these approaches.

#### *APLAS, an algebraic approach*

Algebraic methods for automated synthesis generally are based on the approach pioneered by Quine [7], McCluskey [8], and others the 1950s and are rely on the minimization of *programmable logic arrays*, two-level AND-OR representations of the logic. (While most of the algebraic systems are based on PLAs, there are some that have taken a different approach, most nota-



bly the MACDAS system [9].) Much of the work done in this area has to do with *PLA minimization*, the goal of which is to reduce the number of AND terms in the implementation. There are known algorithms which will always lead to a minimal implementation (in terms of unrestricted AND and OR gates). These have very large computational requirements so that a medium-sized PLA with about 20 inputs is the maximum unit of logic that can be processed using these methods. The idea behind recent work has been to find new approaches, often employing heuristics, that will achieve or approach minimal solutions but avoid the long run times associated with the classical methods.

The APLAS system [10], developed at Stanford University, is an example of a PLA-based algebraic synthesis approach. The goal of the system is to develop a practical synthesis method that will implement the control logic portion of a design as PLAs.

The input to APLAS is a register-transfer level description done in DDL-P. The language is translated and produces a list of Boolean equations in terms of the register and logic inputs and outputs. The next process reads in the equations, converts them to an AND-OR form, and uses PLA techniques to minimize the number of product terms needed to implement the function. In this case, heuristics are used in the minimization procedure, so an optimal solution is not guaranteed. In practice, the solutions are very good, and, for small examples, optimality is achieved.

The minimized form is further reduced by a procedure to optimize the number of connections in the PLA, and then the large PLA is partitioned into smaller PLAs in order to reduce area and improve speed. The partitioner also contains a redundancy removal algorithm.

This system addresses the major issues of synthesis. Since one of the advantages of PLA design is that it is very easy to place and wire PLAs, this system also has good characteristics with respect to physical design. Programs that handle a design as a single PLA are notoriously poor with respect to capacity/performance, and this one is no exception (the maximum model reported has 72 inputs). The only design style supported by APLAS is PLA output and it would be difficult to change to a different design style. This is an inherent problem with this approach, but algebraic methods can be combined with other types of systems in ways that enhance their flexibility, as will be described later.

#### *LSS, a compiler-like system*

Another approach to the problem of synthesis has its roots in the observation that optimizing logic is similar to optimizing programs. The compiler-like synthesis systems tend therefore to draw on the work done in

optimizing programming-language compilers. Compiler optimizations, such as common subexpression elimination, constant propagation, code motion, dead code elimination, and procedure integration, are re-cast into forms that are useful in logic optimizations. For example, in programming-language compilers, code motion might be used to move computations out of loops; in synthesis systems, the same techniques might be used to move late signals closer to the registers and outputs of the logic.

The synthesis system from IBM, LSS [11], is an example of a system built using compiler technology. IBM uses many different register-transfer level languages, and most of these can be used as input to LSS. The input is translated to a dataflow graph in which the nodes represent operations specified in the input (DECODEs, parities, adders, etc. as well as ANDs, ORs, and NOTs). The graph edges represent the data relationships in the logic. Peephole optimizations in the form of local, pattern matching transformations are applied at this level. The logic is then translated to a NAND or NOR level where global transformations similar to dataflow-based algorithms in programming-language compilers are used to simplify the logic [12] and redundancy removal processing [13] is applied. The early optimizations are largely directed at area minimization, with timing a secondary consideration. In the final phases, the logic is mapped into the target technology and detail timing analysis and correction are done. At this level, the focus is timing and power consumption with area being a secondary factor. These are generally accomplished by a global-analysis/local-correction approach.

Specific technology information in the form of tables and "user exits" is used throughout the synthesis process to aid in making optimization decisions. Externalizing such data allows a trained person to easily adapt LSS to new technologies and user requirements. Because global algorithms are being used, there is no guarantee of stable output - a small change to the source could potentially change a large window of logic.

LSS contains simplifications intended to address the major issues of logic synthesis. Like programming-language compilers, it is a "turnkey" system and the user interacts with it only at the source-code level. With the exception of full redundancy removal, the algorithms scale in a roughly linear fashion with the model size. (Complete redundancy removal is optional and used only when there are severe testability problems with the logic.) Models containing 40,000 two-way NAND equivalents have been processed using LSS. Logic comparison is done by using the SAS system [14]. LSS is used widely within IBM and hundreds of production bipolar and FET chips have been produced.



*SOCRATES, an expert system*

The major observation behind the expert-system approach to synthesis is that the task of synthesis, with its multiple, conflicting objectives, is a very difficult problem to solve algorithmically. The expert-system approach overcomes this problem by encoding the expertise of logic designers into a set of rules and allowing a system to apply the rules in varying sequences in such a way as to drive down the cost of the logic implementation. The significance of the arbitrary order of the application of the rules is that the search space of implementation possibilities is increased and the local minima typical of other approaches are avoided.

The SOCRATES system [15,16,17] General Electric Microelectronics Center and the University of Colorado at Boulder is a particularly interesting example of this kind of system because it illustrates not only an expert system, but a way in which an algebraic approach can be used in conjunction with another method to produce good technology-dependent, multi-level implementations.

SOCRATES can accept input in the form of Boolean equations, "linked" single-output PLAs, or a net-list. No matter what the input form, the logic is translated into a directed acyclic graph in which each node represents a two-level Boolean equation. Minimization is carried out at this level by using the ESPRESSO logic minimizer [18]. This simplification is followed by another algebraic synthesis step which includes *weak division* (a form of factoring), and *multi-level minimization* (to take advantage of don't-care states). At this point, the algebraic portion of the system has designed the best technology-independent implementation it can. A library-mapping phase is then run to translate the function into a circuit in terms of a small number of generic primitives and the rules-driven portion of the system is run to complete the optimization.

The rules-based approach is used to take advantage of special features of the target technology. Each rule describes a local transformation that would, if applied, change a small window of logic so as to reduce the cost of the circuit in terms of area or performance. The tasks that the system performs are: (1) determine the set of rules which apply to the circuit, (2) compute the cost function for each application to determine the goodness of the moves, (3) select the move to be made, and (4) apply the selected rule to the logic and update the cost function.

The quality of the resultant implementation depends on the rules and the order in which they are applied. Because the rules interact, it is desirable to be able to look ahead through a series of rule applications when selecting the rules to apply. The rule ordering can be viewed as a tree in which the breadth represents the number

of rules that can apply at a given place and the depth represents the sequence of transformations that can be done. In the ideal case, the complete tree of rule applications would be searched to find the optimal implementation (with respect to the rules). In practice, this is too expensive so the search must be limited to a certain breadth and depth of the tree. In SOCRATES, there is a second rule-based system, called the *meta-system*, that controls the search strategy and dynamically adjusts the scope of search in the tree.

SOCRATES addresses the problems of area and speed by accounting for these things in its cost function. It is less clear how the problem of redundancy is solved, for even if a completely testable design could be produced from the algebraic portion of the system, subsequent modifications to the logic cause logical redundancies to be introduced. Since redundancy is a global phenomenon, a local approach cannot deal effectively with the problem.

The flexibility of the system is enhanced by a "rule generation" module which allows a sophisticated user to enter and test a new rule in about three minutes. The ability to easily add such rules means that the system can be readily customized to new design styles, technologies, or project requirements. Again because of global algebraic algorithms, there is no guarantee of stability in this system.

Performance is a problem for most expert systems. In SOCRATES, even though great care has been taken in the system design and in efficient searching strategies, the results given in [15] do not indicate that the run time scales well with the size of the final design. The largest model the authors have reported running is less than 400 two-way NAND equivalents, but there is no reason to believe that this is anywhere near the maximum capacity of the system.

*Flamel, a high-level system*

The approaches discussed above all use register-transfer level input. The final area of synthesis attempts to raise the level of specification to an algorithmic level, so that the input would look more like a PASCAL or an ALGOL program. While such systems still fall into taxonomy given above, they are extended to make major structural decisions about the form of the logic. The system that is discussed here is compiler-like, but expert systems are also being used, most notably at Carnegie-Mellon University [19].

Flamel [20], developed at Stanford University, uses as input a program written in a slightly restricted version of PASCAL and execution frequency counts from a typical run of the program. Its goal is to find a hardware design with the same "external behavior" as the program which minimizes the estimated run time on the

typical data and which honors users' constraints on the cost of the implementation.

The program is translated into a control-flow graph in which the nodes represent the *basic blocks* of the program and the edges represent the flow-of-control of the program. Each basic block (a single-entry-single-exit section of code from the program) is represented by a dataflow graph together with some sequencing information. The program applies transformations to the control-flow graph to attempt to merge basic blocks in ways that can be used to enhance parallelism and reduce time. The choice of transformations to be applied is controlled by generating a tree of transformation combinations and picking the set of nodes in the tree that minimize the estimated time while adhering to a user-supplied constraint on resources (number of ALUs, registers, etc.). The time estimate is based on the number of levels in the block and on the frequency of use of the block as given in the execution frequency input. This process is followed by one that shortens the distance along critical paths by applying a level compression algorithm. Level compression also yields further opportunity for parallelism. Finally, Flamel optimizes resources by "folding" together pairs of resources that perform (or could be made to perform) the same function and are not used simultaneously. In some cases, the schedule will be lengthened to form more opportunities for folding in order to meet resource constraints.

Flamel's output is a description of the data path consisting of the ordered functional units (ALUs, adders, I/O pads, etc.) and the busses and their attachments, and a description of the control logic in terms of the states and transitions of a finite-state machine. All of the structural decisions have been made to get a design that meets the user's constraints. At this point, other tools, such as the register-transfer level systems described above, could be used to finish the task of detail logic design.

The results given for Flamel indicate that it is very responsive to the constraints supplied by the user and that it can quickly generate implementations from the high-level description. At this point, the resulting implementations are much larger than can be done manually; on the other hand, it can produce acceptable designs in a small fraction of the time required to do a manual design.

### Summary

In order to be successful at logic synthesis, a system must do more than simply minimize area. It must generate implementations that are acceptable in terms of other measures such as speed, testability, physical design, and power. Furthermore, if it is to be useful in a

VLSI environment, it must pay attention to the system characteristics of capacity, performance, stability, flexibility, and usability.

There are four basic approaches to the synthesis: mapping, algebraic, compiler-like, and expert-system. Each of them has been shown in real implementations to be viable, and each method has strengths and weaknesses in terms of the quality of logic that is generated and in the characteristics of the approach.

Since the goal of logic synthesis is to increase the productivity of the human logic designer, an evaluation of the success of the method should take into account the risk associated with using the system as well as the amount the system can do for the designer. A mapping approach may not be ambitious but it is very safe and provides a great deal of automation. On the other end of the spectrum, the "synthesis from algorithms" approach is the goal that everyone would like to reach, but it is not really practical yet in a production environment.

### Acknowledgements

I would like to thank Bill Joyner, Terri Nix, and Dan Ostapko for their suggestions and help in developing this paper.

### References

- [1] W.H. Joyner, Jr., "Logic Synthesis", *Proceedings of Comp-Euro '87*, Hamburg, Germany, 1987.
- [2] A.R. Newton, "Techniques for Logic Synthesis", 1985.
- [3] A.L. Sangiovanni-Vincentelli, "An Overview of Synthesis Systems", *IEEE Custom Integrated Circuits Conference*, Portland, Oregon, 1985, pp. 221-225.
- [4] T. Shinsha, et. al., "POLARIS: Polarity Propagation Algorithms for Combinational Logic Synthesis", *Twenty-first Design Automation Conference*, Las Vegas, NV, 1984, pp. 221-225.
- [5] Y. Tsuchiya, et. al., "Establishment of Higher Level Logic Design for Very Large Scale Computers", *Twenty-third Design Automation Conference*, Las Vegas, NV, 1986, pp. 366-371.
- [6] T. Shinsha, et. al., "Incremental Logic Synthesis Through Gate Logic Structure Identification", *Twenty-third Design Automation Conference*, Las Vegas, NV, 1986, pp. 366-371.

RCL000119

- [7] W.V. Quine, "The Problem of Simplifying Truth Functions", *Am. Math. Monthly*, Fall, 1952.
- [8] E.J. McCluskey, Jr., "Minimization of Boolean Functions", *Bell System Tech. Jour.*, Vol. 35, No. 6, November, 1956.
- [9] T. Sasao, "MACDAS: Multi-level AND-OR circuit synthesis using two-variable function generators", *Twenty-third Design Automation Conference*, Las Vegas, NV, 1986, pp. 86-93.
- [10] S. Kang and W.M. vanCleemput, "Automatic PLA Synthesis from a DDL-P Description", *Eighteenth Design Automation Conference*, 1981, pp. 391-397.
- [11] W.H. Joyner, et al., "Technology Adaptation in Logic Synthesis", *Twenty-third Design Automation Conference*, Las Vegas, NV, 1986, pp. 94-100.
- [12] L. Trevillyan, W.H. Joyner, C.L. Berman, "Global Flow Analysis in Automatic Logic Design", *IEEE Transactions on Computers*, vol. C-35, no. 1, January, 1986.
- [13] D. Brand, "Redundancy and Don't Cares in Logic Synthesis", *IEEE Transactions on Computers*, vol. CAD-5, no. 10, October, 1983, pp. 947-952.
- [14] G. L. Smith, R.J. Bohnsen, H. Halliwell, "Boolean Comparison of Hardware and Flowcharts", *IBM Journal of Research and Development*, vol. 26, no. 1, January 1982, pp. 106-116.
- [15] A.J. deGeus and W. Cohen, "A Rule-Based System for Optimizing Combinational Logic", *IEEE Design and Test of Computers*, vol. 2, no. 4, August, 1986, pp. 22-32.
- [16] K. Bartlett, W. Cohen, A. deGeus, G. Machtet, "Synthesis and Optimization of Multilevel Logic under Timing Constraints", *IEEE Transactions on Computer Aided Design*, vol. CAD-5, no. 4, October, 1986, pp. 582-596.
- [17] W. Cohen, K. Bartlett, A.J. DeGeus, "Impact of metarules in a rule based expert system for gate level optimizations", *Proc. IEEE Int. Symp. on Circuits and Systems*, June 1985, pp. 873-876.
- [18] R.K. Brayton, et al., *Logic Minimization Algorithms for VLSI Synthesis*, October, 1986, pp. 582-596. Hingham, MA: Kluwer Academic Publishers, 1984.
- [19] T.J. Kowalski, D.J. Geiger, W.H. Wolf, W. Fichtner, "The VLSI design automation assistant: From algorithms to silicon", *IEEE Design and Test of Computers*, vol. 2, no. 4, August, 1986, pp. 33-43.
- [20] H. Trickey, "Flamet: A High-Level Hardware Compiler", *IEEE Transactions on Computer Aided Design*, vol. CAD-6, no. 2, March, 1987, pp. 259-269.

TO SEPARATE, HOLD TOP AND BOTTOM EDGES, SNAP-APART AND DISCARD CARBON

2 OF 2

FORM PTO-892 (REV. 3-78)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		SERIAL NO. 07/143,821	GROUP/UNIT 234	ATTACHMENT TO PAPER NUMBER 3			
NOTICE OF REFERENCES CITED				APPLICANT(S) Kobayashi et al.					
U.S. PATENT DOCUMENTS									
*		DOCUMENT NO.	DATE	NAME	CLASS	SUB-CLASS	FILING DATE IF APPROPRIATE		
	A								
	B								
	C								
	D								
	E								
	F								
	G								
	H								
	I								
	J								
	K								
FOREIGN PATENT DOCUMENTS									
*		DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUB-CLASS	PERTINENT SHTS. DWG.	PP. SPEC.
	L								
	M								
	N								
	O								
	P								
	Q								
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)									
	R	"Methods Used in an Automatic Logic Design Generator" by T.D. Friedman et al. IEEE Trans. on Computers, Vol. C-18, No. 7, July 1969, PP 593-613.							
	S	"Experiments in Logic Synthesis" by J.A. Darringer, IEEE ZCCC, 1980.							
	T	"A Front End Graphic Interface to First Silicon Compiler" by J.H. Nash, EDA 84, March 1984.							
	U	"Quality of Designs from an Automatic Logic Generator" by T.D. Friedman et al. IEEE 7th DA Conference, 1970, PP 71-89.							
	V	"A New Look at Logic Synthesis" by J.A. Darringer et al., IEEE 17th D.A. Conference 1980, PP. 543-548.							
EXAMINER V. TRANS		DATE 11/18/88		RCL000121					
* A copy of this reference is not being furnished with this office action. (See Manual of Patent Examining Procedure, section 707.05 (a).)									

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN, VOL. C-18, NO. 7, JULY 1969

593

# Methods Used in an Automatic Logic Design Generator (ALERT)

VINCENT N. TRANS  
EXAMINER  
ART UNIT 234

THEODORE D. FRIEDMAN, ASSOCIATE MEMBER, IEEE, AND SIH-CHIN YANG

**Abstract**—The ALERT system converts preliminary high-level descriptions of computers into logic. The input to ALERT depicts the architecture of a proposed machine in a form of Iverson notation. As output, the architecture is "compiled" into Boolean equations, which may then be converted into standard computer circuits.

The purpose is to relieve designers of uncreative detail work. Complex structures may be represented conveniently by macro functions, algorithms, multidimensional arrays, and subscripted expressions. Control logic, intermediate registers, and selection and switching mechanisms are automatically supplied and the resulting design is consolidated and simplified by a variety of techniques. Methods used and reasons for those approaches are discussed. To elucidate operation of the system, a sample design is followed through its gradual development as it is processed by the successive steps of ALERT. Nine pages of circuit diagrams were automatically generated from the example and are included in the Appendix.

**Index Terms**—Architecture, automatic logic generation, compiler of computers, design automation, high-level computer description, Iverson notation, structural implementation of algorithms.

DEVELOPMENT of new computers at IBM has to a large extent been automated. The final stages of production are most fully mechanized, including wiring, circuit module identification, documentation, and control of manufacturing equipment [1]. Earlier development work such as checking, simulation, circuit selection, partitioning, and placement has been automated but to a more limited extent [9]. However, the initial task of logic design must still be accomplished by hand before the automated systems can be used. This work, which involves preparation of detailed diagrams or equations to specify the internal structure of a computer, is time-consuming, expensive, and frequently repetitious and uncreative.

The purpose of the ALERT system is to automate much of this preliminary logic design process. ALERT is a logic generator programmed to run on the IBM 7094. It inputs a description of a proposed computer expressed in high-level language. As output, it "compiles" logic designs which carry out the functions specified.

The input to ALERT, called the architecture, describes the overall computer system characteristics, and from this ALERT generates a logic design in the form of Boolean equations. These equations may then be processed by the regular IBM logic automation [9] and design automation [1] programs to produce circuitry and documentation for the desired computer. ALERT

is analogous to a conventional compiler program because it translates its input from a high-level algorithmic form into a detailed machine-oriented form. But rather than generating a program as its output, ALERT generates logic designs for building hardware.

The nature and quality of the designs produced by ALERT is discussed elsewhere [5]. In this paper, the programs comprising the ALERT system will be considered.

Fig. 1 lists successive stages in the development of a new computer and identified automated systems at IBM associated with each activity. With the aid of the ALERT system, the designer may apply automated techniques at an earlier point of the development than is now the case. In conjunction with other automation systems, development may then proceed from the initial stages through to final manufacture on a machine-aided basis. This should reduce costs, decrease development time, and aid checking and documentation.

The problem of automating this preliminary design work involves conversion of a high-level representation of a computer into a more detailed form. Before discussing techniques used, the choice of a high-level design language should be considered.

## THE HIGH-LEVEL LANGUAGE

Traditionally, designers use informal notes, sketches, block diagrams, or natural language such as English to specify a computer before its logic has been designed. After the logic design has been prepared, the design itself may serve as the basic source document, but until the logic has been completed, a formal description is usually not available. A formal language for specifying computers at a high level would not only provide a possible starting point for automated processing, but it would provide an unambiguous source document for the various groups associated with computer development, such as architects, designers, engineers, marketing specialists, and programmers.

A high-level language should be clear, convenient, capable of specifying any feature of a computer, extendable, machine-readable, and it should allow the user to suppress irrelevant or repetitive detail.

Several formal languages have been proposed for the specification of computers at a high level. Among them are Schorr's Register Transfer Language [11], Schlaepfli's LOTIS language [10], a FORTRAN dialect by Metzger and Seshu [8], and ALGOL dialects by Gorman and Anderson [6], and by Chu [2]. Each of these languages

Manuscript received October 4, 1968.  
The authors are with the IBM Watson Research Center, Yorktown Heights, N. Y.

394




Fig. 1. Successive stages of development of a new computer and associated automation systems at IBM.

provides a means to formalize the information needed by architectural, engineering, design, and programming groups during the design of a computer. These languages convey differing degrees of detail in the representation of a machine, although each provides considerable flexibility in the amount of detail that may be included. In the case of the ALERT project, a descriptive language was chosen which is based on Iverson notation [7] which offers exceptional flexibility, convenience, and conciseness without sacrificing desirable features of the languages previously mentioned. Iverson notation has been applied in several fields, especially in the APL interpreter [3], and it has been used extensively as a high-level computer description language [4]. In particular, Iverson notation is an algorithmic language, which makes it possible to represent complex sequential logic as programs of microevents.

Some familiarity with the conventions of Iverson notation is desirable for proper understanding of the discussion in this report. The reader is referred to the summary on pp. 196-203 of [4].

It was necessary to develop additional conventions to depict system structure and data flow information for this application. Although Iverson notation has previously been used to describe the programming and functional characteristics of computer systems, these programming descriptions have not depicted the par-

IEEE TRANSACTIONS ON COMPUTERS, JULY 1969

ticular mechanisms used in those systems. To apply Iverson notation as a design specification language, the most important new convention imposed was that variables in the descriptions are considered to represent physical devices such as flip-flops, gate output lines, or registers. Because such devices constitute permanent hardware, declaration statements are needed to fix categories and dimensions of variables. A variable is automatically recorded as a single bit at its first occurrence in a description unless declared otherwise.

In accordance with this constraint, several Iverson operators which serve to modify operand dimensions or rank, such as compression or expansion, are excluded.

The entire computer description is separated into microprograms which describe data transformations in the computer. Each microprogram is considered to possess individual timing and control logic so that it may execute concurrently with other microprograms.

In addition to the regular microprograms, special macro functions may be defined in computer descriptions. Such functions can be invoked by and included as subsections in other microprograms.

Declaration statements are distinguished by a *D* in column one of the punch card, the start of microprograms by an *M* (or *MM* if manual specification of control logic is desired), and macro functions are denoted by an *F*. In addition, new statement types were introduced, such as assignment statements which affect only set or reset lines of flip-flops. Optional symbolic statement labeling is permitted.

Because the input is punched on cards to be accepted by the 7094, symbols in Iverson notation must be transliterated as shown in Table I. An innovation in this version of Iverson notation is the period used as statement terminator: all entries to the right of a period in a card are considered to be comments.

A complete example of a computer description for ALERT processing may be found in [5].

#### MECHANIZATION OF THE LOGIC DESIGN PROCESS

At this point, specific techniques will be considered for processing the input description to obtain an acceptable logic design.

Design by humans involves strategic planning and subsequent development to carry out the plans. The goal in the ALERT project was to delegate development work to machines whenever possible. This requires that strategic aspects of design must be distinguished from development.

Unfortunately, there is not always a clear distinction between these two aspects of design. For example, the choice of a computer instruction repertoire is clearly strategic and must involve the human. Connections of logical components in a binary tree decoder is generally more routine and would be appropriate to delegate to machines. But certain details of the control logic, for example, may be best determined by human judgment while other details fall into place in a mechanical way.

RCL000123



## FRIEDMAN AND YANG: AUTOMATIC LOGIC DESIGN GENERATOR

393

TABLE I  
TRANSLITERATION OF APL SYMBOLS FOR KEYPUNCHING  
MACHINE DESCRIPTIONS FOR ALERT

Symbol	Meaning	Transliteration
$\pm$ $\times$ $+$	Arithmetic operations	$\pm$ $\times$ $+$ 'DIV'
$\cdot$	Exponentiation	$\cdot$
$\wedge$ $\vee$ $\sim$	Logic operations	'AND' 'OR' 'NOT'
$ $	Residue, absolute value	'RESIDUE' 'ABS'
$< \leq > \geq$	Relations	'LT' 'LE' 'GT' 'GE'
$\neq$		'EQ' 'NE'
$\alpha$	Prefix	'PREFIX'
$\omega$	Suffix	'SUFFIX'
$\cdot$	Catenation	'
$/$	Reduction	'/'
$\downarrow$	Base 2 Value	'VALUE'
$\phi$	Left, right shift	'LEFT' 'RIGHT'
$\leftarrow$	Assignment	$\leftarrow$
$\rightarrow$	Branch	GOTO
$\rightarrow(X)/S$	Conditional branch	IF (X) GOTO S.
$[ ]$	Subscript	( )
$:$	Subscript delimiter	..
$:$	Label	..
Carriage return	End of statement	.




Fig. 2. Transformation steps of ALERT.

It is not desirable to impose a priori rules concerning what the user should and should not specify. Here the flexibility of Iverson notation proves valuable. Default options are provided so that the designer can work at the level of detail he desires. He may choose to omit details, and in those cases the system will refer to the default option to provide the details according to predefined conventions.

To mechanize the design process, a series of explicit transformation steps have been defined, each of which serves to bring the computer description closer to the final logic design. Each step consists of a set of subroutines concerned with some aspect of the design process. The steps systematically transform the machine description by supplying detail needed to complete the logic design.

The transformation steps are provided only as a convenience to the user so that he may avoid detailed work. Whenever the user wishes to specify details explicitly, he may override the system.

There is considerable latitude possible in the choice and order of these steps. In ALERT, the design process was separated into eight major steps called translation, selection decoding, macro generation, sequence analysis, flip-flop identification, control provision, consolidation, and expansion. (See Fig. 2.)

During the successive transformations from architecture to logic, the desired computer is represented internally by a single common format. The internal representation language is sufficiently general to depict a computer at the high architectural levels or down to a bit-by-bit account of the logic. The representation resides in the master design file, a threaded linked-list structure organized for rapid retrieval and manipulation of data.

To apply the ALERT system, just as in the traditional approach the user first selects overall features of the desired machine, and then he must formulate a machine organization to provide those features. The instruction set, major registers, and data flow paths should be identified, but routine details involving timing control, addressing logic, or hidden registers may be passed over and left for ALERT to work out. At this point the user is ready to prepare the architectural description.

The architectural description begins with declarations of the storage, channels, important registers, toggles, and other devices which the user wishes to note. Pre-designed blocks of logic such as decoders or adders may be described as macro functions. Data flow paths are represented as register transfers using assignment statements. Memory access, indexing, and interrupt processing may be specified as microprograms. The instruction set can be indicated as a set of microprograms, and the overall control should be specified as a master microprogram. Such a document serves as a formal high-level description of the intended machine.

The user punches the architectural description onto cards and inputs it to the processor. The eight steps of the ALERT system then successively transform that description into logic.

In the following section, we shall examine the transformation steps in terms of their purposes and methods. To exemplify the processes, we shall show how each step helps to transform a typical Iverson statement from architecture to logic.

The sample statement taken from an architectural description written by A. Falkoff defines a microprogram algorithm to accomplish the load index instruction

RCL000124



Original Instruction  
Micro-instruction

$$R^2 = (R00) + (R^2/R)$$

---

Transcription

System, THIS IS -- BRINGS UP INPUT ARCHITECTURE FOR ALU

1. R = (R00), R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100, R101, R102, R103, R104, R105, R106, R107, R108, R109, R110, R111, R112, R113, R114, R115, R116, R117, R118, R119, R120, R121, R122, R123, R124, R125, R126, R127, R128, R129, R130, R131, R132, R133, R134, R135, R136, R137, R138, R139, R140, R141, R142, R143, R144, R145, R146, R147, R148, R149, R150, R151, R152, R153, R154, R155, R156, R157, R158, R159, R160, R161, R162, R163, R164, R165, R166, R167, R168, R169, R170, R171, R172, R173, R174, R175, R176, R177, R178, R179, R180, R181, R182, R183, R184, R185, R186, R187, R188, R189, R190, R191, R192, R193, R194, R195, R196, R197, R198, R199, R200, R201, R202, R203, R204, R205, R206, R207, R208, R209, R210, R211, R212, R213, R214, R215, R216, R217, R218, R219, R220, R221, R222, R223, R224, R225, R226, R227, R228, R229, R230, R231, R232, R233, R234, R235, R236, R237, R238, R239, R240, R241, R242, R243, R244, R245, R246, R247, R248, R249, R250, R251, R252, R253, R254, R255, R256, R257, R258, R259, R260, R261, R262, R263, R264, R265, R266, R267, R268, R269, R270, R271, R272, R273, R274, R275, R276, R277, R278, R279, R280, R281, R282, R283, R284, R285, R286, R287, R288, R289, R290, R291, R292, R293, R294, R295, R296, R297, R298, R299, R300, R301, R302, R303, R304, R305, R306, R307, R308, R309, R310, R311, R312, R313, R314, R315, R316, R317, R318, R319, R320, R321, R322, R323, R324, R325, R326, R327, R328, R329, R330, R331, R332, R333, R334, R335, R336, R337, R338, R339, R340, R341, R342, R343, R344, R345, R346, R347, R348, R349, R350, R351, R352, R353, R354, R355, R356, R357, R358, R359, R360, R361, R362, R363, R364, R365, R366, R367, R368, R369, R370, R371, R372, R373, R374, R375, R376, R377, R378, R379, R380, R381, R382, R383, R384, R385, R386, R387, R388, R389, R390, R391, R392, R393, R394, R395, R396, R397, R398, R399, R400, R401, R402, R403, R404, R405, R406, R407, R408, R409, R410, R411, R412, R413, R414, R415, R416, R417, R418, R419, R420, R421, R422, R423, R424, R425, R426, R427, R428, R429, R430, R431, R432, R433, R434, R435, R436, R437, R438, R439, R440, R441, R442, R443, R444, R445, R446, R447, R448, R449, R450, R451, R452, R453, R454, R455, R456, R457, R458, R459, R460, R461, R462, R463, R464, R465, R466, R467, R468, R469, R470, R471, R472, R473, R474, R475, R476, R477, R478, R479, R480, R481, R482, R483, R484, R485, R486, R487, R488, R489, R490, R491, R492, R493, R494, R495, R496, R497, R498, R499, R500, R501, R502, R503, R504, R505, R506, R507, R508, R509, R510, R511, R512, R513, R514, R515, R516, R517, R518, R519, R520, R521, R522, R523, R524, R525, R526, R527, R528, R529, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825

Fig. 3. A microstatement in Iverson notation and its transcription keypunched as a computer description.

in a small computer. It was originally specified in Iverson notation as

$$X^0 \leftarrow (k \neq 0) \wedge (\omega^2/m).$$

In this statement,  $X$  represents a matrix of eight 3-bit index registers,  $m$  is an 8-bit register, and  $k$  is an integer variable between 0 and 7.

This statement indicates selection of row  $k$  of  $X$ , which in fact identifies index register number  $k$ . That register is loaded with the value of the last three bits of  $m$ , provided that  $k$  is not equal to zero. If  $k$  is zero, then the number  $k$  index register (i.e., index register number 0) is set to zero.

This statement appears deceptively simple, and thereby illustrates the conciseness of Iverson notation. It implies existence of gating to set or reset any of the eight 3-bit index register, i.e., 24 bits. It also implies existence of a mechanism to select the appropriate register as well as provisions to avoid data transfer when  $k = 0$ .

To transcribe this statement,  $k$  was changed from a scalar integer variable to a bit string (which will in fact be three bits long). For keypunching we represented this bit string as " $K$ ." The expression " $k \neq 0$ " then was reformulated as " $(\neg K) \neq 0$ ," or more simply, as " $\vee / K$ ."

In order to elucidate the nature of the ALERT transformation steps, this statement was processed in isolation as though it were an entire machine description. A complete input deck was prepared describing an imaginary computer which does nothing except load its *i*th index register. This deck is listed in Fig. 3 with the names and Iverson operators transliterated for keypunching along with the required declaration and heading statements.

We will now examine the individual ALERT steps and their effects upon this machine description.

## THE TRANSFORMATION STEPS OF ALERT

The first routine to process the input was the translator.

### Translation

This routine scans the modified Iverson notation and converts it into a more constrained format used in the

IEEE TRANSACTIONS ON COMPUTERS, JULY 1969

design file. This routine also checks the input for format, syntax, and consistency. The input language permits considerable syntactic complexity including indefinitely nested expressions, symbolic statement labeling (labels may be referenced with variably subscripted names), and context determined interpretation of operations (as described below in the section "Constants in a Description").

The internal design file representation is more restricted. The file is composed of fixed-format "primitive" statements, each of which may depict only a single type of gating function along with the signal sources and destinations. These primitives provide a framework upon which the desired logic design is built. The translation then is a parsing, analysis, and decomposition of the input statements into a simpler more design-oriented form. The procedure-oriented input reflects data flow and control transactions, while the design file more directly indicates componentry and paths implied by that flow. During translation, intermediate variables implied by Iverson expressions but not explicitly represented in the microprograms are generated and filed along with the declared elements.

Translation is a literal reformulation of the architecture, and the user must take care to express his input so as not to imply an obviously redundant structure. This need occurs in the example in Fig. 3. The expression " $(K \neq 0)$ " in the original Iverson statement could be rewritten as " $((\bigwedge K) \neq 0)$ " when keypunched, but this would imply existence of a complicated mechanism to compare the value of the bits of  $K$  with a special vector whose bits have the value zero. The expression " $(\bigvee / K)$ " is preferable because it implies only a simple or gating which achieves the same effect as the more elaborate mechanism.

The translator also must assemble the statements into the proper design file encoding. As each variable name is scanned, it is relegated to a name list. The name's address in this list is not directly entered into the design file, but a threading is calculated for all references to that variable.

The design file is forward-threaded so that each reference to a variable name is actually a pointer to the address of the next occurrence of that name in the file. Only the last occurrence identifies the variable itself. Threading makes it possible to retrieve all references to any variable with a minimum number of file accesses. The entries of the design file are packed two to a 36-bit 7094 word. Four bits are used to designate type of entry and 14 bits constitute the entry itself. The purpose of packing is to double the number of entries in the file (but, of course, at the expense of additional processing needed to pack and unpack entries).

Experience using ALERT has indicated that threading successfully saves processing time, but that the data packing is of less critical value, especially since the design file must overflow onto tape for a machine design of substantial size.

## FRIEDMAN AND YANG: AUTOMATIC LOGIC DESIGN GENERATOR

597

```

LATCH  LIT
INPUT  K
GATING  OR
OUTPUT  T2
INPUT  T2
INPUT  K      0003 BITS, OFFSET=2200
GATING  AND
OUTPUT  X      0001 BIT,  OFF=2100
           0002 BITS,  OFFSET=2000

```

Fig. 4. Printout of the design file after the translation step.




Fig. 5. Schematic diagram of the structure represented in the file after translation.

Fifteen types of entries are distinguished, including signal sources and destinations, subscripts (constants or variables), statement labels, microprogram headings, gating operators, patching markers, and even pointers to comments (comments may be recorded on a separate tape).

It may be instructive to examine the design file printout in Fig. 4 to observe the result of translating the sample machine description presented in Fig. 3.

Two design file statements were produced signifying two gating structures. The first statement (lines 2, 3, and 4 of the listing) indicates that the (three) components of register *K* are connected to a single OR gate. To represent the output of this gate, a new variable name, *T2*, was generated by the translator. This variable, which represents a single wire, is connected to a structure of AND gates according to the second design file statement. These gates serve to inhibit or pass three consecutive bits from *M* beginning with a bit five positions from the left end which corresponds to the expression "(SUFFIX(3)/M)." The outputs from these AND gates are specified as having for their destination all three bits of the *K*th row of the array *X*.

The reader should not be discouraged by the intricacy of this explanation since the format is not organized for human reading. Details of the design file encoding such as identification of array components (the *SIZE* and *OFFSET* in Fig. 4) are properly beyond the scope of this report. In the following sections we will instead refer primarily to diagrams that were drawn by hand which depict the structures represented by the contents of the design file. Fig. 5 is such a diagram showing the structure represented in the file after translation. The reader may note a one-to-one correspondence of file entries and elements of the diagram. Note that, in this and succes-

sive diagrams, individual elements are not necessarily distinguished in arrays.

After the entire architectural description has been processed by the translation routines, another group of routines further transforms the description in the design file. These constitute the selection decoding step.

### Selection Decoding

It is sometimes useful in a computer description to attach a variable subscript to an array name, as for instance in the expression  $X(\text{'VALUE' } K)$  in Fig. 3. This is taken to mean that component elements of the array (*X* in this case) may be selectively addressed during operation of the proposed machine, and that they are addressed according to the value of the subscripting variable (*K* in this case). Variable subscripting provides a shorthand for representing complicated logic structures.

In ordinary program-generating compilers such as FORTRAN, variables represent values rather than structures, and variable subscripts are readily processed by generating code to add the value of the variable to the array address during execution. In a design compiler, variable subscripts present more difficulty. Selection of an element in an array requires sufficient logic to open the data paths to the desired element, but to no others, according to the contents of the selecting variable. Moreover, the selection logic for arrays used as signal destinations is quite different from that for arrays used as signal sources.

The selection decoding programs scan the design file and when a variable subscript is discovered, it is replaced by a block of logic to provide selection. In particular, the output of the subscript variable is fed to a decoder to produce a selection vector. Each bit of this selection vector is gated to control availability of one element of the array. Arrays of one, two, or three dimensions are permitted and up to three variable subscripts may be used to reference an array.

In the case of the sample design, the variable subscript in the term  $X(\text{'VALUE' } K)$  signifies that components of the array *X* are selected according to the current value of the bits in *K*. Since this expression occurs on the left side of an assignment statement, the selection decoding routines recognize that the selection affects the input lines to *X*. This capability is provided by supplying a decoder tree for the bits from *K*. The output from this tree is used to control access to the *X* bits. Fig. 6 lists the contents of the design file after these automatic modifications have been made, and Fig. 7 is the manually prepared diagram of the design at this stage. The decoder is represented by a macro operator which is processed by the next step.

### Macro Generation

In addition to the elementary logic operators, various higher order functions may be specified in the machine description. In the preceding transformations, such high-order operators were treated as black boxes. The

RCL000126

```

LARGE= L12
JANUS= A
OFFLINE= C4
CUMUL= T2
CPU= T2
CPU= M 0000 0175. CPU 361+3075
OFFLINE= FIVE
CUMUL= T3
JANUS= K
OFFLINE= DECODE
CUMUL= T4
JANUS= T5
OFFLINE= AND
COMPLING= CCIF
CUMUL= K

```

Fig. 6. Printout of the design file after selection decoding.




Fig. 7. Schematic diagram of the structure after selection decoding.

macro generator replaces these black boxes by the complete combinational logic required to accomplish those operations. This involves replacing any occurrence of a high-order operator in a microstatement by an entire block of elementary logic. Such a process is similar to generation of detailed coding by an ordinary assembler program when a macro is encountered; and the techniques used are analogous to those of conventional macro processors.

These blocks of logic may be copied literally from libraries of such blocks, or they may be custom-generated by logic-designing algorithms. In addition to the high-order functions specified by the designer in the original architecture, macros are supplied for decoders, counters, and shifters.

Decoders, for instance, are generated as simple binary trees. Other high-order operations, especially the arithmetic functions, may entail a number of special considerations. There are many alternative designs, for example, of adders. If the user does not specify his own macros, default macros are automatically provided.

In the sample design, a macro reference to a decoder was entered into the file during the previous step. During the current step, the design file was scanned by the macro generator and the operator "DECODE" was recognized as a macro name. Logic for a binary decoding tree was generated using the arguments  $K$  and  $T4$  as the decoder's input and output, respectively. The routine automatically determined the size of the decoding tree




Fig. 8. Diagram of the decoder produced by the macro generator.

according to the number of bits of the arguments. The design produced by the macro processing is depicted in Fig. 8.

### Sequence Analysis

During this step, control and sequencing requirements for the design are determined.

The user may choose to specify explicitly all control logic within sections of the design where timing or other constraints warrant particular attention to detail (as in memory accessing, for instance). Within less critical sections of the design, however, the user may omit routine details of the control. This approach is called *implicit* timing, and control is automatically derived according to the sequence inherent in the microprogram algorithms of the architectural description.

An algorithm specifies a discrete sequence of microevents. But it is not desirable to assign every microevent a distinct time period in a sequential network. Instead, the microevents are grouped together into as few separate time periods as is possible. This will allow concurrent parallel operations.

The sequence analysis routine partitions the microprogram into groups of operations which may occur during the same time period or event. In the case of those microprograms having manually specified control logic, this processing is not required. In the case of microprograms with implicit timing, the sequence analysis program must distinguish successive control periods. This is accomplished by scanning each microprogram in the design file from its beginning and determining points where new event groups must occur.

A microprogram is partitioned into event groups by the following algorithm.

- 1) The beginning of each microprogram is established as the partition point of an event group.
- 2) Statements which are destinations of GO TO's are established as partition points. (GO TO's signify deviations from sequential flow of microprocesses.)

## FRIEDMAN AND YANG: AUTOMATIC LOGIC DESIGN GENERATOR

599

3) Conditional test statements (IF's) are followed by partition points.

4) Each event group is scanned from its initial partition point, and whenever any variable previously encountered in that group is to receive a signal, then the statement under examination is established as a new partition point.

The partition points are recorded in a sequence of events table which is later used to provide control logic.

ALERT was programmed so that each implicit microprogram is provided with a single series of event table entries. It should be mentioned that as an alternative approach, a microprogram could be separated into subsections, each having distinct sequences. In this case, the total number of events could be reduced, but additional control would be needed to distinguish the subsections.

In the table, the event numbers may not follow a strictly one-by-one progression. Certain gating operations may continue for a period of several time units when they are performed, and the table entries must reflect this. Furthermore, the designer may set the next event count to a value relative to a previous statement in order to impose additional timing constraints.

When the sample design previously mentioned was processed, the sequence analysis determined that all microprocesses could be accomplished within a single time period. Just one partition point was established at the beginning of the microprogram. Two event periods, however, are required. The first period (event number 0) is an inactive phase required for every microprogram to indicate that it is not in execution. The other period (event number 1) is the single active phase.

#### Identification of Flip-Flops

In the previous steps, we did not distinguish between logic structures which produce output only momentarily while they receive input, and structures which must attain states which persist after their input ceases. The purpose of this routine is to identify variables which need to retain their values over some period of time.

The microprograms are scanned for any variable which serves as a signal source during a later event period than when it acquired its value. Such a variable must be able to hold its value, and accordingly it is identified as a flip-flop. A flip-flop (or latch) is a bistable circuit element which stores a bit of data until some new input alters its state. The value of this datum is available as the flip-flop's output.

In addition to this automatic search for flip-flops, the user may declare variables to be flip-flops by writing "(=FF)" following the variable's name (as in the case of  $X$  in Fig. 3). To avoid possible omissions, the user should declare any variable to be a flip-flop when he intends it to be so. Likewise, whenever he intends a name to represent a register, he should declare it to be a vector of flip-flops.

Every flip-flop is considered to have a SET input which puts the device into the "ONE" state, and a RESET input which puts it into the "ZERO" state. Two new types of assignment operators were provided to correspond to these inputs, namely " = 'SET' " and " = 'RESET' ". A statement of the form,

$$A = \text{'SET'} B,$$

specifies that the output from bit  $B$  is connected to the SET input line of flip-flop  $A$ . Likewise,

$$A = \text{'RESET'} B,$$

specifies that the output from  $B$  is connected to the RESET input of  $A$ . For formal completeness, we may define these assignment operators as:

$$A = \text{'SET'} B \quad \text{means } A \leftarrow A \vee B;$$

$$A = \text{'RESET'} B \quad \text{means } A \leftarrow A \wedge \bar{B}.$$

A 0 or 1 signal delivered to the SET input of a flip-flop causes the device to acquire its previous state ORed with the value of the SET line. RESET input of value 0 causes the flip-flop to remain at its previous value, while a RESET input of value 1 assigns the value 0 to the flip-flop.

If a variable  $P$  in the design file is discovered to be a flip-flop, then any design file statement of the form

$$P = Q$$

will automatically be rewritten as two statements:

$$P = \text{'SET'} Q,$$

$$P = \text{'RESET'} \text{'NOT'} Q.$$

This specifies that  $Q$  and its complement  $\bar{Q}$  are connected to the SET and RESET inputs of  $P$ , respectively. These two connections serve to jam the value of  $Q$  into flip-flop  $P$ .

Control signals for passing or blocking data to flip-flops must be distinguished from the data themselves. The control signals, like the data, must be duplicated and connected to the SET and RESET sides of flip-flops, but unlike data, control must not be complemented at the RESET side. This allows precisely the same flip-flops to be selected for SET and for RESET operations.

Referring to the sample design as developed in Fig. 7, the output lines from the selection gates are loaded into  $X$ . But  $X$  was declared to be a flip-flop array. The flip-flop identification step modifies this logic so that the positive values of these lines are directed to the SET input terminals of the  $X$  flip-flops. However, a second bank of gating is then automatically provided to supply complemented input data to the RESET terminals of  $X$ . (See Fig. 9.) Note, however, that NOT gates are used only to complement the data (the T3 lines), but that the selection vector, T4, which controls access to the appropriate components of  $X$ , is not complemented.

RCL000128

602

1) This routine searches for identical operators which have the same inputs. Such operators are respecified as one consolidated operator, and the original event control signals are used to enable each output at its appropriate time.

The original inputs and outputs are gated by their respective event control signals.

For example, suppose the following statements occur in the design file.

- Statement no. [1]:  $A = B \text{ 'AND' } C$ .  
 [2]:  $D = E \text{ 'OR' } A$ .  
 [3]:  $F = D \text{ 'AND' } S1(1)$ .  
  
 [24]:  $G = B \text{ 'AND' } C$ .  
 [25]:  $H = E \text{ 'OR' } G$ .  
 [26]:  $J = H \text{ 'AND' } S1(4)$ .

Here  $S1(1)$  and  $S1(4)$  are timing control signals. The consolidation routine eliminates statement [24] and then  $G$ , wherever it occurs, is replaced by  $A$ . Statement [25] then becomes  $H = E \text{ 'OR' } A$ . This new statement is, in turn, eliminated and  $H$  is replaced by  $D$ . Statement [26] will finally become  $J = D \text{ 'AND' } S1(4)$ .

This process is repeated until no identical gates are found in the file.

2) Another function of consolidation routine is to reduce gatings by rearranging the logic.

Until consolidation, arrays have been depicted as simple monolithic entities. Connections involving vectors or matrices were represented as though only single units were joined when in fact arrays of connections and gates were implied. Many more lines and gates may be required for the connections that were actually chosen than would be needed for logically equivalent connections.

The routine examines logically equivalent variations of the expressions and counts the components needed for each variation. The variation requiring fewest elements is selected.

3) If signals are assigned to a flip-flop in more than one micro-statement, the signal sources are ORed together so that only one assignment is provided. In this way, all signals used to SET or RESET any flip-flop are collected into common connections.

The result of consolidation on the sample design is shown in Fig. 11. Because of its small size, only the rearrangement part (item 2) of the consolidation step affects this design. The consolidation routine discovered that the gating arrangement in Fig. 10 is wasteful. The  $S1(1)$  signal is reconnected so that it is ANDed with  $T4$  instead of  $T14$  and  $T16$  as in Fig. 10. The number of individual gates was reduced by this process from 96 to 56.

IEEE TRANSACTIONS ON COMPUTERS, JULY 1969




Fig. 11: Diagram of the structure after consolidation.

#### Expansion

By this point the logic design is nearly complete, and it only remains to output the results in the form of Boolean equations.

The design file entries, however, may actually represent arrays of connections. A single statement may signify a large number of individual connections, and these may be connected in complicated patterns.

The purpose of the expansion step is to report every device and connection individually. During this step, each statement in the design file is examined, and when variables are discovered to comprise arrays rather than single bits, separate copies of the original statements are generated for the separate components of the array. As the statements are recopied, component identifications are calculated according to control terms in the file. The expansion results in such a marked enlargement of the file that the threading conventions become inconvenient and are dropped at this point. An exhaustive connection-by-connection exposition of the logic is produced.

When the sample design was expanded,  $K$  was found to be a three-bit vector. If involved three bits, and 24 SET lines and 24 RESET lines were required for the eight three-bit index registers denoted by  $X$ . In addition, the intermediate system-generated variables  $T3$ ,  $T4$ , and  $T18$  were discovered to be arrays. Therefore, statements which involved these variables were repeatedly copied with components individually identified which resulted in 140 gating statements. Seventy-two of these statements represent "gates" in only a purely formal sense since they are actually a renaming of an element. (The renaming is due to techniques used in processing. It is not of concern since these "gates" are automatically eliminated later.)

A printout of the design at this point in Boolean equation format is shown in Appendix I. The first equation in this listing,

$$T2 = K/0 + K/1 + K/2,$$

signifies that the three bits of  $K$ , i.e.,  $K(0)$ ,  $K(1)$ , and

RCL000129



$K(2)$ ,<sup>1</sup> are connected to a common OR gate, the output of which is denoted T2. The next three statements indicate how this output is connected with the three bits from  $M$  to produce a three-bit variable denoted as T3. The next equations present an example of a "formal" intermediate variable and a "formal" gating function. This is actually only a renaming of a variable for book-keeping purposes: the variable T3 is exactly the same as the variable  $K$ . The remainder of the printout may be interpreted similarly.

At this point, processing by the ALERT programs has ended. As mentioned earlier, other automation systems transform logic equations into circuitry, and these are now called in to complete the machine design which has been developed by the ALERT program.

#### FURTHER PROCESSING AFTER ALERT

The IBM logic automation system accepts input in the form of Boolean equations as produced by the ALERT system. This system accomplishes a type of Boolean minimization and then converts the resulting logic into circuit gates of the IBM solid logic technology family. This entails reorganization of the logic to satisfy circuit engineering requirements. The logic automation system also lays out the resulting logic in engineering diagrams. Finally, the design is recorded into standard engineering files by the IBM design automation system and from these files the machine may be simulated, tested, and manufactured.

When the sample design in Appendix I was processed by the logic automation programs, it was discovered that 72 "gates" were actually only renamings of variables (as noted in the preceding section), and therefore these "gates" were eliminated. The program also discovered that the variable T2 is precisely the complement of another variable, T4(0), and accordingly T2 was eliminated. After the logic automation minimization step, 67 logic gates remained. These, however, are ideal logic gates which do not conform to the engineering constraints of solid logic technology circuitry. Only a limited choice of circuits in this technology were available to provide gating functions, and these did not match the ideal gates specified. The logic automation program automatically replaced the ideal gates in the design with available circuits and then proceeded to supply additional gates to correct for factors such as module input pin restrictions, fan-out limitations, and signal polarity inversions caused by the circuits. When all modifications were made, 191 gates resulted. These were automatically diagrammed by the logic automa-

tion system into nine pages of logic sheets, as shown in Appendix II.

In the first diagram, for example, lines from the bits of  $K$  are passed through inverters (denoted by  $\bar{\phantom{x}}$ ) and connected to an AND-inverter gate labeled "3C-CC." Notice a line drawn off this gate's output labeled "T4 0." This is the complement of the variable T4(0) which is one of the decoded signals formed from the bits of  $K$ , and it corresponds to the variable T2.

Although there has been considerable rearrangement of the logic during the course of the design, the reader may trace out in the nine diagrams all functions originally specified by the Iverson notation. The diagrams constitute an "implementation" of the architectural description in solid logic technology circuits. The circuitry was generated directly from the architecture untouched by human hands.

#### CONCLUSION

The sample architecture description in Fig. 3 was chosen to elucidate the operation of the ALERT system. Actual computer descriptions are, of course, far more extensive. However, the example illustrates the large quantity of detail that may be generated from a simple statement in Iverson notation. The machine description in the exact form shown in Fig. 3 was processed and the actual results of each processing step are depicted in Figs. 4 through 11 and Appendix I. Appendix II presents machine-drawn diagrams which were automatically derived from the final design produced.

ALERT thus is an operational logic generator. Several experimental techniques were introduced to assist logic design. Some techniques, such as selection decoding, appear to aid the designer only occasionally, while other processes, such as macro generation, seem widely useful and warrant further development.

The results suggest that a compiler of logic may provide the sort of improved usage of design manpower that programming compilers have provided to programmers. This implies faster development of new computers, immediate documentation, and also improvement of quality because the architect/designer may try alternative plans without waiting for manual logic design and choose the best from among these preliminary designs.

#### APPENDIX I PRINTOUT OF BOOLEAN EQUATIONS GENERATED BY THE EXPANSION STEP

T2	=	$K/0 + K/1 + K/2$
T3/0	=	$T2 \cdot M/5$
T3/1	=	$T2 \cdot M/6$
T3/2	=	$T2 \cdot M/7$
T5/0	=	$K/0$
T5/1	=	$K/1$
T5/2	=	$K/2$
T4/7	=	$T5/0 + T5/1 + T5/2$

<sup>1</sup> Unfortunately, formatting conventions for arrays differ in ALERT, in the Boolean equation format, and in the engineering diagrams since the three systems were developed by separate groups. The variable " $K(0)$ " in ALERT is represented as " $K/0$ " in the logic equation format, and this same variable is printed out as " $K0$ " in the engineering diagrams. Likewise, NOT in logic equation format becomes a minus sign, OR a plus sign, and AND an asterisk.

604

## IEEE TRANSACTIONS ON COMPUTERS, JULY 1969

T6/0	*	K/0	X/5/2/0	*	T15/2/0
T6/1	*	K/1	X/5/2/1	*	T15/2/1
T6/2	*	-K/2	X/5/2/2	*	T15/2/2
T4/6	*	T6/0* T6/1* T6/2	X/5/3/0	*	T15/3/0
T7/0	*	K/0	X/5/3/1	*	T15/3/1
T7/1	*	-K/1	X/5/3/2	*	T15/3/2
T7/2	*	K/2	X/5/4/0	*	T15/4/0
T4/5	*	T7/0* T7/1* T7/2	X/5/4/1	*	T15/4/1
T8/0	*	K/0	X/5/4/2	*	T15/4/2
T8/1	*	-K/1	X/5/5/0	*	T15/5/0
T8/2	*	-K/2	X/5/5/1	*	T15/5/1
T4/4	*	T8/0* T8/1* T8/2	X/5/5/2	*	T15/5/2
T9/0	*	-K/0	X/5/6/0	*	T15/6/0
T9/1	*	K/1	X/5/6/1	*	T15/6/1
T9/2	*	K/2	X/5/6/2	*	T15/6/2
T4/3	*	T9/0* T9/1* T9/2	X/5/7/0	*	T15/7/0
T10/0	*	-K/0	X/5/7/1	*	T15/7/1
T10/1	*	K/1	X/5/7/2	*	T15/7/2
T10/2	*	-K/2	T17/0/0	*	T18/0* -T3/0
T4/2	*	T10/0* T10/1* T10/2	T17/0/1	*	T18/0* -T3/1
T11/0	*	-K/0	T17/0/2	*	T18/0* -T3/2
T11/1	*	-K/1	T17/1/0	*	T18/1* -T3/0
T11/2	*	K/2	T17/1/1	*	T18/1* -T3/1
T4/1	*	T11/0* T11/1* T11/2	T17/1/2	*	T18/1* -T3/2
T12/0	*	-K/0	T17/2/0	*	T18/2* -T3/0
T12/1	*	-K/1	T17/2/1	*	T18/2* -T3/1
T12/2	*	-K/2	T17/2/2	*	T18/2* -T3/2
T4/0	*	T12/0* T12/1* T12/2	T17/3/0	*	T18/2* -T3/2
T18/0	*	T4/0* S1/1	T17/3/1	*	T18/3* -T3/0
T18/1	*	T4/1* S1/1	T17/3/2	*	T18/3* -T3/1
T18/2	*	T4/2* S1/1	T17/4/0	*	T18/3* -T3/2
T18/3	*	T4/3* S1/1	T17/4/1	*	T18/4* -T3/0
T18/4	*	T4/4* S1/1	T17/4/2	*	T18/4* -T3/1
T18/5	*	T4/5* S1/1	T17/5/0	*	T18/4* -T3/2
T18/6	*	T4/6* S1/1	T17/5/1	*	T18/5* -T3/0
T18/7	*	T4/7* S1/1	T17/5/2	*	T18/5* -T3/1
T15/0/0	*	T18/0* T3/0	T17/6/0	*	T18/5* -T3/2
T15/0/1	*	T18/0* T3/1	T17/6/1	*	T18/6* -T3/0
T15/0/2	*	T18/0* T3/2	T17/6/2	*	T18/6* -T3/1
T15/1/0	*	T18/1* T3/0	T17/7/0	*	T18/6* -T3/2
T15/1/1	*	T18/1* T3/1	T17/7/1	*	T18/7* -T3/0
T15/1/2	*	T18/1* T3/2	T17/7/2	*	T18/7* -T3/1
T15/2/0	*	T18/2* T3/0	X/R/0/0	*	T18/7* -T3/2
T15/2/1	*	T18/2* T3/1	X/R/0/1	*	T17/0/0
T15/2/2	*	T18/2* T3/2	X/R/0/2	*	T17/0/1
T15/3/0	*	T18/3* T3/0	X/R/1/0	*	T17/0/2
T15/3/1	*	T18/3* T3/1	X/R/1/1	*	T17/1/0
T15/3/2	*	T18/3* T3/2	X/R/1/2	*	T17/1/1
T15/4/0	*	T18/4* T3/0	X/R/2/0	*	T17/1/2
T15/4/1	*	T18/4* T3/1	X/R/2/1	*	T17/2/0
T15/4/2	*	T18/4* T3/2	X/R/2/2	*	T17/2/1
T15/5/0	*	T18/5* T3/0	X/R/3/0	*	T17/2/2
T15/5/1	*	T18/5* T3/1	X/R/3/1	*	T17/3/0
T15/5/2	*	T18/5* T3/2	X/R/3/2	*	T17/3/1
T15/6/0	*	T18/6* T3/0	X/R/4/0	*	T17/3/2
T15/6/1	*	T18/6* T3/1	X/R/4/1	*	T17/4/0
T15/6/2	*	T18/6* T3/2	X/R/4/2	*	T17/4/1
T15/7/0	*	T18/7* T3/0	X/R/5/0	*	T17/4/2
T15/7/1	*	T18/7* T3/1	X/R/5/1	*	T17/5/0
T15/7/2	*	T18/7* T3/2	X/R/5/2	*	T17/5/1
X/5/0/0	*	T15/0/0	X/R/6/0	*	T17/5/2
X/5/0/1	*	T15/0/1	X/R/6/1	*	T17/6/0
X/5/0/2	*	T15/0/2	X/R/6/2	*	T17/6/1
X/5/1/0	*	T15/1/0	X/R/7/0	*	T17/6/2
X/5/1/1	*	T15/1/1	X/R/7/1	*	T17/7/0
X/5/1/2	*	T15/1/2	X/R/7/2	*	T17/7/1


RCL000131



FRIEDMAN AND YANG: AUTOMATIC LOGIC DESIGN GENERATOR

605


APPENDIX II  
LOGIC SHEETS AUTOMATICALLY DIAGRAMMED BY  
THE IBM LOGIC AUTOMATION SYSTEM



RCL000132

606


IEEE TRANSACTIONS ON COMPUTERS, JULY 1969



RCL000133

FRIEDMAN AND YANG: AUTOMATED LOGIC DESIGN GENERATOR


607




RCL000134

608

IEEE TRANSACTIONS ON COMPUTERS, JULY 196




RCL000135



**RCL000136**

610


IEEE TRANSACTIONS ON COMPUTERS, JULY 19



RCL000137

FRIEDMAN AND YANG: AUTOMATIC LOGIC DESIGN GENERATOR

611




RCL000138



612


IEEE TRANSACTIONS ON COMPUTERS, JULY 1969



**RCL000139**

FRIEDMAN AND YANG: AUTOMATIC LOGIC DESIGN GENERATOR

613



RCL000140

## ACKNOWLEDGMENT

The authors wish to thank W. D. Coleman, now at IBM Scientific Center, Los Angeles, Calif., for initiating this project.

## REFERENCES

- [1] P. W. Case, H. H. Graff, L. E. Griffith, A. R. LeClercq, W. B. Murley, and T. M. Spence, "Solid logic design automation for IBM system/360," *IBM J. Res. Develop.*, vol. 8, pp. 127-140, April 1964.
- [2] Y. Chu, "An ALGOL-like computer design language," *Commun. ACM*, vol. 8, pp. 607-613, October 1965.
- [3] A. D. Falkoff and K. E. Iverson, "APE 360: User's manual," IBM Watson Research Center, Yorktown Heights, N. Y., 1968.
- [4] A. D. Falkoff, K. E. Iverson, and E. H. Sussenguth, "Formal description of system/360," *IBM Sys. J.*, vol. 3, pp. 198-263, 1964.
- [5] T. D. Friedman and C. Yang, "Quadratic designs from an automatic logic synthesizer," *IBM Res. Rep. RC 1068*, April 1968. (Copies available on request.)
- [6] D. F. Gorman and J. P. Anderson, "A logic design translator," *1962 Fall Joint Computer Conf., AFIPS Proc.*, vol. 22, Washington, D. C.: Spartan Books, 1962, pp. 251-261.
- [7] K. E. Iverson, *A Programming Language*. New York: Wiley, 1962.
- [8] G. Metre and S. Seshu, "Computer compiler, part I—Preliminary report," Coordinated Science Lab., University of Illinois, Urbana, Dept. R-364, August 1963.
- [9] J. P. Roth, "Systematic design of automata," *1963 Fall Joint Computer Conf., AFIPS Proc.*, vol. 27, pt. 1, Washington, D. C.: Spartan Books, 1963, pp. 1093-1100.
- [10] H. P. Schlaeppli, "A formal language for describing machine logic, timing, and sequencing (LOPIS)," *IEEE Trans. Electronic Computers*, vol. EC-13, pp. 439-448, August 1964.
- [11] H. Schorr, "Computer-aided digital system design and analysis using a register transfer language," *IEEE Trans. Electronic Computers*, vol. EC-13, pp. 730-737, December 1964.

RCL000141

# **EXHIBIT 5**

## **(Part 3 of 4)**

AS-6

## Experiments in Logic Synthesis

John A. Darringer  
William H. Joyner  
Leonard Berman  
Louise Trevillyan

IBM Thomas J. Watson Research Center  
Yorktown Heights, New York 10598

VINCENT N. TRAMES  
EXAMINER  
ART UNIT 254

## Abstract

The rise in circuit density and processor complexity is driving up the cost of engineering changes and making it increasingly important to insure that initial chip implementations are correct. No longer is the logic designer concerned solely with minimizing circuit count. Instead, he is faced with a growing number of design requirements and technology restrictions. This paper describes experiments with an automated system that allows a designer to start with a naive implementation produced automatically from a functional specification, evaluate it with respect to these many factors, and incrementally improve this implementation by applying local transformations until it is acceptable for manufacture. The use of simple local transformations in this system insures correct implementations, isolates technology-specific data, and allows the total process to be applied to larger, VLSI designs.

## Background

The goal of logic synthesis is to accept functional specifications for a hardware unit and to generate automatically a detailed, technology-specific implementation comparable in quality to that of an experienced engineer. The nature of this problem depends on the level of the functional description, the set of implementation primitives, and the criteria of acceptability. Early work centered on developing algorithms for translating a boolean function into a minimum two-level network of boolean primitives. Extensions were developed for handling limited circuit fan-in and alternative cost functions [1, 2]. But because these algorithms search for minimal implementations they are necessarily exponential and require too much space and time to be used on most actual designs.

Later efforts attempted to raise the level of specification. The DDL work at Wisconsin [2, 3, 4], APDL at Carnegie-Mellon University [5], and ALERT at IBM all began with behavioral specifications and produced technology-independent implementations at the level of boolean equations. The results were usually more expensive than manual implementations and did not take advantage of the target technology. For example, the ALERT system was validated on an existing design, the IBM 1800, and the implementation produced required 160% more circuits than the manual design [6].

Several tools have been developed at Carnegie-Mellon University to support the early part of the design cycle [7, 8, 9, 10]. In one experiment [11] the CMU-DA system was used to imple-

ment the data path portion of a PDP-8/E. They began with a functional description of the machine and produced an implementation in two technologies of the registers, register operators, and their inter-connections, but not the control logic to sequence the register transfers. When the target technology was TTL series modules their design required 30% more modules than the DEC implementation. When it was CMOS standard cells they required 150% more area than an existing Intel chip.

We are concentrating on the control portion of a machine, since its design is more error prone than data path design. Thus we assume that all memory elements of the final implementation are identified in the specification. Also we are focusing on "random logic" implementations, instead of generating microcode for a control processor or using a programmable logic array. Our implementations are interconnections of primitives selected from a specified set, and connected to satisfy given performance requirements and technology restrictions.

## The Approach

In a previous paper [12] we described what we believe to be a new approach to this form of synthesis. We are not proposing a completely automatic replacement for the manual design process. Instead, we envision an interactive system in which the user operates on a logic design at three levels of abstraction. He begins with a initial implementation generated in a straightforward manner from the specification. He can simplify the implementation at this level, and when satisfied can move to the next level. He does this by applying transformations, either locally or globally, to achieve the simplification or refinement. By being able to operate on the implementation at several levels, the user can often make a small change at one level that will cause a larger simplification at a lower level. By limiting the user to directing function-preserving transformations, we can insure that in all cases the implementation produced will be functionally equivalent to the specified behavior.

Logic synthesis is a problem of finding a feasible (not an optimal) implementation: a network of primitive boxes that satisfies a large number of constraints. In addition to gate and I/O pin limitations, there are timing constraints, a restricted library of primitives, driver requirements, clock distribution rules, fan-in and fan-out constraints, and rules for testability. Since we eventually hope to apply our techniques to VLSI chips, we are attempting to limit our transformations to local changes that do not require time or space exponential in the size of the chip.

### A Prototype System for Logic Synthesis

The organization of the logic synthesis system is shown in Figure 1. Its inputs are the register transfer specification, the interface constraints, and the technology file which characterizes the target technology. The output is a detailed implementation in terms of the primitives of the target technology, which is submitted to placement and wiring programs for physical design. After placement and wiring, some excessively long paths may become apparent. In this case the synthesis process is repeated with a revised specification or modified constraints until an acceptable implementation is achieved.




Figure 1. The Logic Synthesis System

### The Logic Synthesis Data Base

An important requirement of our approach is that the data base be capable of representing the implementation at different levels of abstraction. Our system to support logic synthesis makes use of a graph-like internal data structure for storing the implementation as it progresses from the higher-level description to its final form, and all transformations operate on this graph. There is a single organizational component: the 'box'. A box has input and output terminals which are connected by wires to other boxes. Each box also has a type, which may be primitive or may reference a definition in terms of other boxes. Thus a hierarchy of boxes can be used, and an instance of a high-level box such as a parity box can be treated as a single box or expanded into its next level implementation when that is desirable.

The Logic Synthesis data base is implemented using a system originally developed for use in an experimental compiler project within IBM Research [13]. It is made up of two groups of tables. The first group describes the technology being used. For each box type in the technology, the tables contain information such as name, function, and number and names of input and output pins. This data is created in batch mode and is read during initialization of the interactive system.

The second group of tables contains the representation of the logic created by the interactive system. This group consists of a box table, a signal table, and a set of auxiliary tables which describe the relationship between the boxes and the signals. There is some intentional redundancy in the data; each box has a complete list of input and output signals, and each signal has a source and a list of sinks. Every box table entry contains type information which provides a link to the technology group. This allows programs to get technology information about a specific box.

Transformations communicate with the database via a layer of functions which perform all data addition, retrieval, and deletion. They also provide the transformations with the ability to traverse a chip by following signal paths, or by visiting each box. The functions provide a conceptual view of the database which remains stable even when the database is altered. The table structure representing this view can be significantly changed with a minimal impact on the processing programs.

### The Experiments

The first three experiments with the Logic Synthesis System were attempts to produce implementations for chips from existing processors that had been specified functionally and implemented by engineers. The existence of the engineers' implementations permitted comparison of designs and a study of the differences between manual designs and those produced automatically. The fourth experiment was a use of the same system to transform an existing chip implementation into a new technology. Each of the experiments was carried out automatically, although the particular application sequence of transformations was the result of much experimentation.

#### Experiment 1

For our first experiment we selected a chip that was characterized as "straightforward". The specification described 7 registers totaling 24 bits, 2 parity operators, and the conditions for the data transfers. The target technology was a TTL masterlice that provided 96 I/O pins and 704 NAND gates on each chip. In addition to the NAND gates, there are a number of macros such as receivers, senders, and flip-flops that are implemented with these NAND gates. Restrictions on the use of the primitives available such as fan-in and fan-out requirements, timing constraints, clocking and powering rules, etc., were described in the technology file or in some cases built into the transformations.

Our objective was to find a set of transformations and a sequence for applying them such that the original functional specification could be transformed by a sequence of small steps into an acceptable implementation. After examining many alternative scenarios, we arrived at the one shown in Figure 2. A similar scenario was used in all the synthesis experiments, with some differences that will be discussed later. We also spent considerable time talking with the designer of this chip to understand the motivation for the many design decisions.

Our strategy is to generate an naive implementation from the functional specification and then to perform local simplifications at three levels of abstraction: the AND/OR level, the NAND level, and the hardware level. The initial implementation is produced by merely replacing specification language constructs with their equivalent AND/OR implementations. Methods for this translation have been described in [3, 5]. Transformations are used at each level to simplify the implementation according to appropriate measures and to move the implementation from one level to the next. The transformations are local in that they

replace a small subgraph of the network (usually five or fewer boxes) by another subgraph which is functionally equivalent but simpler according to some measure.




Figure 2. The Scenario for Synthesis

At every level the implementation is a network of boxes connected by signals. At the first level the boxes are of types such as AND, OR, NOT, PARITY, or REGISTER. Simple local transformations are applied to reduce the number of boxes. The particular transformations used are listed below:

$\text{NOT}(\text{NOT}(a)) \rightarrow a$   
 $\text{AND}(a, \text{NOT}(a)) \rightarrow 0$   
 $\text{OR}(a, \text{NOT}(a)) \rightarrow 1$   
 $\text{OR}(a, \text{AND}(\text{NOT}(a), b)) \rightarrow \text{OR}(a, b)$   
 $\text{XOR}(\text{PARITY}(a_1, \dots, a_n), b) \rightarrow \text{PARITY}(a_1, \dots, a_n, b)$   
 $\text{AND}(a, 1) \rightarrow a$   
 $\text{OR}(a, 1) \rightarrow 1$

The last two simplifications are examples of a more general constant propagation that is performed. This action may leave fragments of logic disconnected. We clean up the dead logic in a manner similar to the way compilers perform dead code elimination. Another technique from optimizing compilers, common subexpression elimination, is also applied here and at other points in the synthesis process to further reduce the size of the implementation.

Next the AND, OR, NOT, and most other operators of the initial description are replaced by their NAND implementations. NANDs were selected for this level because they are the primitives available in this particular technology. This transition also is

accomplished by local transformations, and may introduce unnecessary double NANDs, which will be eliminated later. Also at this point, the chip interface information is used to place generic (i.e., not technology-specific) senders and receivers on the chip inputs and primary outputs, and to insert NANDs where necessary to insure the correct signal polarities. Higher-level operators such as EQ and PARITY are not replaced at this point but will be expanded at the hardware level.

Simplifying transformations are now applied to each signal in the network at the NAND level. These NAND transformations attempt to reduce the number of boxes of the implementation without increasing the number of connections. To accomplish this, the transformations must check the fan-out of the various signals involved, since this will affect the number of boxes and signals actually removed. The transformations are applied repeatedly throughout the network until no more apply. Figure 3 illustrates the NAND transformations used in this experiment.




Figure 3. The NAND Transformations

In examining the implementation after the NAND transformations were applied, it was noticed that further improvements could be made. In particular a reduction in fan-out of a signal by repowering its source would allow a transformation to apply and eventually reduce the size of the implementation. The system allows repowering and some other transformations to be applied to particular signals, rather than across the whole implementation, as a form of user "coaching". In this instance coaching saved only four boxes, but that resulted in an implementation slightly better than the manual one.

In the transition to the hardware level the NAND gates and generic registers are replaced by technology-specific primitives. Single primitives or macros are selected to match the fan-in of the actual primitives with that of the "idealized" boxes. Also the number of control and data lines of the idealized registers might exceed those normally available, and necessitate the generation of additional logic. At this point the implementation is in terms of primitives used by the engineers in their implementations, but because transformations have been made locally, there may be some violations of timing, fan-out, and other technology restrictions.



The simplifying transformations at the hardware level are of two sorts. Some are simplifications similar to those at the previous levels, such as eliminating the equivalent of double NOTs, which may occur as a result of expanding higher level boxes, such as EQ and PARITY. Others attempt to take advantage of the particular technology. For example, flip-flops in this technology provide an output and its complement allowing some inverters to be removed at this level. Also, because of combination flip-flop-receiver books available, some receivers may be eliminated. Wired or dotted ANDs can be introduced to reduce cell count where possible. Other technology-specific transformations applied at this level distribute clock signals to flip-flops according to the technology rules, eliminate long and short paths between flip-flops (assuming a unit gate delay and technology-specific guidelines), and adjust fan-out by repowering signals.

Results -- the first experiment resulted in a synthesized implementation that was remarkably similar to the manual one. In fact, it required four fewer cells, five fewer connections, and four shorter paths than the engineer's implementation. The similarity, however, was not such a surprise since we had used this example in the design of our system, and since we had worked so closely with the chip's designer.

#### Experiment 2

For our second experiment we wanted to try the same sequence of transformations on a more complex chip. The chip specification we selected contained 13 register bits, a 3 bit counter, a 5 bit counter, 2 parity operators, and more complex conditions controlling the data transfers. The target technology was the same as in the first experiment. Also this time there was virtually no contact with the engineer who designed the chip.

While we tried to use the same scenario, we did make two changes. There was no coaching in this experiment and counters were handled differently from the EQ and PARITY in the first experiment. We found that it is better to expand the counters at the AND/OR level, than at the hardware level. This exposes the expanded counter to all subsequent simplifications and allows one definition to be used for different technologies. The expansion transformation therefore has been extended to permit expansion of a nonprimitive box at any level.

Results -- the synthesis of the second chip resulted in a implementation with 15% more cells and 20% more connections than the manual implementation. We are currently analyzing these results to understand why our implementation is more complex.

#### Experiment 3

The third experiment was an attempt to synthesize another complex chip in a different technology. This third chip specification described 28 register bits, 3 parity operators, 4 decoders, 7 comparators, and even more complex control logic. The target technology was an ECL masterslice. In addition to a new set of technology rules and restrictions, this meant that the basic primitive was a NOR and that each primitive had "dual-rail outputs", that is it provides both polarities of its output. The synthesis scenario was adapted to this technology and changed slightly, but the three levels of implementation were maintained. The decoders and comparators were expanded at the AND/OR level and the AND/OR transformations remained unchanged. Common subexpression elimination was applied more often at this level and throughout the scenario.

The NAND level became the NOR level because of the new technology. This required a new transformation to translate the AND/OR primitives into NORs, and a set of NOR simplifications. These were originally just the NAND transformations with the NANDs converted to NORs, but we later realized that with dual rail outputs, an apparent box saving at the NOR level might not be a saving at the hardware level, and that the transformation might increase fan-in or number of connections. Thus different fan-out restrictions were used in the NOR transforms. At the hardware level new definitions for PARITY and EQ, were written. The technology-specific transformations had to be rewritten for the new technology, and some new ones were added, such as the one to eliminate inverters.

Results -- this experiment resulted in a implementation with 10% more boxes than the manual one. We are trying to account for this additional logic and determine if it could be eliminated through local transformations.

#### Experiment 4

In addition to the 3 synthesis experiments we extended the system to explore transforming a chip implementation from one technology to another (TTL masterslice to masterslice ECL as an example). This required two new transformations, one that transformed primitives at the hardware level back to the NAND level, and a second that transformed the NAND implementation into a NOR one, while preserving the chip input/output behavior. This approach is better than the straightforward replacement of old technology primitives by new ones, since it exposes the remapped implementation to the simplifications at the NOR level and at the hardware level.

Results -- Unfortunately, this chip conversion was not performed manually so we could not make an objective comparison. We did check that the input/output behavior was preserved and showed the implementation to an experienced engineer who found no serious problems.

#### Comparing Implementations

One of the problems that confronts us is the difficulty of evaluating the result of the synthesis process. In our work to date, this evaluation has meant a comparison between our generated implementation and a manually produced implementation. There are two aspects to the comparisons that we must perform. One is the problem of determining functional equivalence between the two implementations. The other is to furnish a response to the ill-posed question: "How do these implementations differ?"

Functional equivalence in its full generality is the problem of boolean equivalence and known to be co-NP complete. This implies that at our present level of understanding, it is not possible to devise a program which will efficiently, in all cases, decide equivalence between two implementations. We cannot solve this problem; but we are exploring heuristics which may offer significant speed-up on a large class of implementations. A report on this work is in preparation.

Even when two implementations are functionally equivalent, we are still interested in their structural similarity. This form of comparison permits us to evaluate stylistic difference between our implementation and that produced by an engineer. This is necessary for discovering new heuristics. For this form of comparison we are considering formalizing the notion of "distance" between two implementations, following an analogy to the spelling correction problem.

### The Future

During the coming months we plan to continue analyzing the results of our experiments to determine what improvements should be made to our system. We will also look at more ambitious chips -- chips that have required minimization or that have caused long path problems, when implemented manually. We hope to arrive at a set of measures and transformations that will provide acceptable implementations for a large class of examples. In addition, we will explore:

- multi-chip synthesis -- starting with a functional specification that requires several chips, developing additional measures and transformations that will trade resources across chip boundaries.
- engineering changes -- examining how such a synthesis system could respond to EC's where minimum, local changes are highly desirable.
- transformation specification -- looking at how transformations could be described at a high level and compiled for efficient application.
- transformation correctness -- considering what properties of transformations such as function-preserving should be proved and demonstrating how such proofs can be accomplished.

### Summary

We are in the process of exploring what we believe is a new approach to the old problem of logic synthesis and are encouraged by our initial experiments. We have built a prototype synthesis system and used it to synthesize 3 masterpieces chips, requiring 0%, 15%, and 10% more logic than their respective manual designs. We have also used our system to remap an implemented chip into a new technology, while preserving its input/output behavior. We plan to perform further experiments, to study the remaining differences between the automatic and manual implementations, and to improve the competence of our prototype system. Our hope is that computationally manageable techniques based on local transformations can be applied to improve naive implementations to acceptable ones. This could greatly shorten processor development and validation times.


### Acknowledgement

We would like to thank William van Loo and James Zeigler for many helpful discussions on masterpieces chip design. Also John Gerbi, Thomas Wanuga, and Alan Stern have made valuable contributions to the design and implementation of the prototype synthesis system.

### References

- [1] Breuer M A (Editor), *Design Automation of Digital Systems*, Prentice-Hall, 1972.
- [2] Dietmeyer D L, *Logic Design of Digital Systems*, Allyn and Bacon, 1971, 1978.
- [3] Duley J R, "DDL -- A Digital Design Language", Ph.D. Thesis, University of Wisconsin 1968.
- [4] Duley J R and D L Dietmeyer, "Translation of a DDL Digital System Specification to Boolean Equations", *IEEE TC* Vol C-18, April 1969.
- [5] Darringer J A, "The Description, Simulation, and Automatic Implementation of Digital Computer Processors", Ph.D. Thesis Carnegie-Mellon University 1969.
- [6] Friedman T D and S C Yang, "Quality of Design From an Automatic Logic Generator (ALERT)", *Proc. 1970 Design Automation Conference*.
- [7] Barbacci M, "Automated Exploration of the Design Space for Register Transfer Systems", Ph.D. Thesis, CS Dept., Carnegie-Mellon University, 1973.
- [8] Thomas D E, "The Design and Analysis of an Automated Design Style Selector", Ph.D. Thesis, EE Dept., Carnegie-Mellon University, 1977.
- [9] Snow E A, "Automation of Module Set Independent Register-Transfer Level Design", Ph.D. Thesis, EE Dept., Carnegie-Mellon University, 1978.
- [10] Hafer L J and A C Parker, "Register-Transfer Level Digital Design Automation: The Allocation Process", *Proc. 15th Design Automation Conf.*, 1978.
- [11] Parker, A., et.al., "The CMU Design Automation System -- An Example of Automated Data Path Design", *Proc. 16th Design Automation Conf.*, 1979.
- [12] Darringer J A, and W H Joyner "A New Approach to Logic Synthesis", *17th Design Automation Conf.* June 1980.
- [13] Allen F, et.al "The Experimental Compiler System", *IBM Journal of Research and Development*, Nov. 1980.

Conference Publication Number 232



RCL000147

European Conference on

## **Electronic Design Automation (EDA84)**

26-30 March 1984

Organised by  
**The Electronics Division of the Institution of Electrical Engineers**

in association with the  
**British Computer Society (BCS)**  
**Convention of National Societies of Electrical Engineers of Western  
Europe (EUREL)**  
**Institute of Physics (IoP)**  
**Institution of Electronic and Radio Engineers (IERE)**  
**Institution of Mechanical Engineers (IMechE)**  
**International Federation for Information Processing (IFIP)**

**Venue**  
**University of Warwick**

**RCL000148**

## CONTENTS

**The Institution of Electrical Engineers is not, as a body, responsible for the opinions expressed by individual authors or speakers**

*Page No.*

### THE ROLE OF DESIGN AUTOMATION

#### **Invited Address**

- 1 Gate Arrays - Computer aids automation and the UK5000  
*John R Grierson,  
British Telecom UK*

- 5 The management of electronic design automation  
*T S McLeod  
Plessey Controls Ltd. UK*

### SIMULATION AND CIRCUIT ANALYSIS

- 9 The design of an hierarchical circuit-level simulator  
*M Zwolinski and Professor K G Nichols  
University of Southampton, UK*

- 13 A circuit analysis program using an attached array processor  
*T Kage, Miss Y Oishi and M Ishii  
Fujitsu Labs, Japan*

- 18 Efficient interpretive code for sparse matrices arising in CAD for large scale systems  
*Dr D G Agnew  
Northern Telecom Electronics, Canada*

- 23 An eight-value modelling technique for logic simulation of transmission Gates and Buses  
*C B Almeida and Professor M J A Langa  
CEAUTL - Instituto Superior Tecnico, Portugal*

### VLSI DESIGN SYSTEMS

- 28 Systematic design methodology and performance verification for digital macro systems  
*J S Saini and E J Zaluska  
University of Southampton, UK*

- 33 An approach to VLSI logic design  
*L F Saunders  
IBM, USA*

- 35 Custom CMOS design using the Astra CAD system  
*Dr P A Ivey and Dr M C Revett  
British Telecom Research Laboratories, UK*

- 40 On the integration of a CAD system for IC design  
*Dr E M da Costa  
Centre for Research and Development - TELEBRAS, Brazil*

<i>Page No.</i>	<b>FROM TESTING TO MANUFACTURE</b>
46	HITEST test generation system - user display interfaces <i>Dr B D V Smith</i> <i>Cirrus Computers Ltd, UK</i>
51	Integrating computer aided design and test <i>P Jennings</i> <i>Marconi Instruments Ltd, UK</i>
54	Auto PL/T <i>T J Kristek, R E Kizis and G C Wickham</i> <i>IBM, USA</i>
59	Computer aided equipment for prototyping thick film hybrid circuits <i>J F Herington, A G Saunders and R J Howells-Harris</i> <i>British Telecom Research Laboratories, UK</i>
	<b>SYSTEMS DESIGN AND DATA MANAGEMENT</b>
63	Integration tool for computer-aided design systems (ICADS) <i>P J Horth and K J Baker</i> <i>British Telecom, UK</i>
68	Data management in the DAX design automation system <i>D C Harwood</i> <i>ICL, UK</i>
	<b>TEST AND TESTABILITY OF SYSTEMS AND CIRCUITS</b>
72	Petri-Net test generation on systems <i>T Alukaidey and Professor G Musgrave</i> <i>Brunel University, UK</i>
79	A behavioural test method for microprocessors and complex circuits <i>C Beillon and R Velazco</i> <i>Laboratory IMAG, France</i>
83	Fault effects in MOS circuits and their implications for digital circuit testing <i>D R J Wilkins and S Shaw</i> <i>British Telecom Research Labs, UK</i> <i>N Burgess and Dr R I Dwyer</i> <i>University of Southampton, UK</i>
	<b>LAYOUT FOR VLSI</b>
92	Describing integrated circuit layouts in pascal: techniques and conclusions <i>S S Day and Professor D J Kinniment</i> <i>University of Newcastle upon Tyne, UK</i>
97	SYLAM: an adaptive symbolic layout system <i>Dr C Landraut, S Pravossoudovitch and A Redlinger</i> <i>Université des Sciences et Techniques du Languedoc, France</i>
102	Logical and topological design in MOS technology <i>Professor G Saucier and Mrs G Thuau</i> <i>Laboratory IMAG, France</i>

*Page No.*      **DESIGN VERIFICATION OF SYSTEMS**

107      A multilevel, mixed state simulator for hierarchical design verification  
*S Hodgson*  
*ICL, UK*

111      Computer-aided design of micro-systems  
*A D Ivannikov and Professor P P Sipchuk*  
*Moscow Institute of Electronic Machine Building, USSR*

115      Timing evaluation of logic design  
*A Kay and C Oldland*  
*ICL, UK*

**DESIGN AUTOMATION WORKSTATIONS AND HARDWARE**

→ 120      A front end graphic interface to the FIRST silicon compiler  
*J H Nash and S G Smith*  
*University of Edinburgh, UK*

125      An engineers design workstation for the autolayout of ULA gate arrays  
*F R Ramsay*  
*Ferranti Electronics Ltd, UK*

129      Computer aided engineering and engineering workstations at British Aerospace plc, DG  
Stevenage Division  
*R D Roe*  
*British Aerospace plc, UK*

**GATE ARRAY SYSTEMS**

134      Texas Instruments transportable design utility - TDU  
*C K Thomas*  
*Texas Instruments Ltd, UK*

138      A microelectronic gate array designed to give efficient automated circuit implementations  
*A McDonald*  
*University of Bath, UK*  
*P Jennings*  
*Imperial College, UK*

143      A functional testable design of programmable logic arrays  
*Professor G Musgrave*  
*Brunel University, UK*  
*Chongxun Zheng*  
*Xi'an Jiaotong University, People's Republic of China*

**DESIGN VERIFICATION OF VLSI**

147      CADOC: a functional specification and simulation tool for VLSI  
*P Amblard, M Crastes de Paulet, J Ravivomanana and Professor G Saucier*  
*Laboratory IMAG, France*

152      Architecture of a conversational symbolic simulator for the digital circuit design  
*Dr E Chouraqui and L Bourrelly*  
*LISH-CNRS, France*  
*Professor N Giambiasi*  
*LAIM-Université d'Aix-Marseille, France*

156      Timing verification of large digital circuits  
*Mrs I M C Teixeira and Professor M J A Lança*  
*CEAUTL - Instituto Superior Tecnico, Portugal*

RCL000151



Page No.

**TESTING AND TESTABILITY OF VLSI**

- 161 One-chip microcomputer design based on isochrony and selftesting  
*L Spaanenburg*  
*Twente University, The Netherlands*  
*P B Duin*  
*Philips-Elcoma, The Netherlands*  
*R Woudsma*  
*Philips Central Research Labs, The Netherlands*  
*A Van der Poel*  
*ICN, The Netherlands*

- 166 Intelligent assistance for test program generation  
*Dr C Bellon and Professor G Saucier*  
*Laboratory IMAG, France*

- 171 Computation of the critical area in semiconductor yield theory  
*Dr A V Fernis-Prabhu*  
*IBM General Technology Division, USA*

**PLACEMENT FOR VLSI**

- 174 An expert chip planning tool  
*Professor P Antognetti, A De Gloria, L Repetto and F Allena*  
*Istituto di Elettrotecnica, Italy*

- 179 Parallelism in the placement problem in structured logic  
*Professor G Saucier and P Chaisemartin*  
*Laboratory IMAG, France*

- 184 Classification and comparison of different placement strategies  
*A Bellon, Professor G Saucier, J F Pailotin, J Tsitsinis and A. Janati*  
*Laboratory IMAG, France*

**SPECIFICATION DESIGN LANGUAGES**

- 189 A hierarchical hardware description language  
*M Miyata, I Yamazaki and S Nishio*  
*Toshiba Corporation, Japan*

- 194 A concept for computer hardware description on the register transfer level  
*K Kuchcinski*  
*Institute of Computer Science Politechnika Gdanska, Poland*

- 199 A VLSI design language incorporating self-timed concurrent processes  
*D J Allerton, D A Balt and A J Currie*  
*University of Southampton, UK*

- 204 HACK: a hardware compilation kit  
*S J Baker, S F Bryant and R A Cook*  
*Philips Research Laboratories, UK*

## A FRONT END GRAPHIC INTERFACE TO THE FIRST SILICON COMPILER

J H Nash\* and S G Smith

University of Edinburgh, UK

## ABSTRACT

A graphic front end is described that performs as an input interface and knowledge base to the FIRST silicon compiler. The method of implementation is described along with a discussion of the many advantages graphic input has over language input to such a Computer Aided Design (CAD) system. Future work to provide a "silicon compiler workbench" is also discussed.

## INTRODUCTION

Input to silicon compilers is usually via some high level language. This is true of the FIRST [1] silicon compiler developed at the University of Edinburgh for the production of Integrated Circuits for signal processing.

Language as an interface can be full of problems due to the specification of a syntactically correct set of input data but an incorrect circuit description. This inaccuracy stems from the translation of a hand drawn circuit into the high level language that drives the compiler. A graphic interface that can eliminate these errors at an early stage is therefore not just a much more "user friendly" system but also a much more complete system.

The work to be described removes this level of inaccuracy by allowing the user to draw his circuit using an intelligent graphics editor written specifically as a front end to the FIRST compiler. The editor has all the features of a two dimensional drawing system[2], allowing for complete hierarchical nesting of the symbolic layout that in turn generates the FIRST language. The editor also carries out real time checks on the data as it is input, thus finding design errors early in the design process (making for quicker redesign cycles), rather than waiting for the compiler itself to flag the errors. The knowledge base that the editor accesses to aid the user can also be used to give on-line help information to the novice designer. The data is of course linked to the main database that drives the compiler in generating layout and geometry.

The position of the graphics editor within the FIRST environment is explained as well as its implementation. The graphics front end editor is expanded upon with relation to the drawing operations and the relationship to the knowledge base is explained.

Examples of a design carried out by hand and by the front end are compared to give an idea of the different interface experienced using graphics as opposed to text as an input medium.

## The FIRST Environment

Figure 1 shows the FIRST compiler as described elsewhere[1] with the three main processes clearly visible.




Figure 1. The FIRST Silicon Compiler

The compiler takes a language input and converts this into an Intermediate Form Database (IFDB) having carried out syntactic and semantic checks. The IFDB then drives both the simulator and the layout generator that produces the chip. The usual design cycle is shown in Figure 2.




Figure 2. The Usual Design Cycle

\* Formerly with the Integrated Systems Group, Department of Electrical Engineering, University Of Edinburgh.

121

Once all the syntax errors have been eliminated along with errors produced by incorrect description, the simulator is used to verify the final design. Once the simulations are satisfactory the user can then generate a IC chip with confidence that when fabricated it will perform to the simulated specification.

The graphic interface to FIRST is shown in Figure 3 and the implications to the design cycle shown in Figure 4.




Figure 3. FIRST plus Graphic Interface




Figure 4. Graphic Design Cycle

As can be seen the editor produces correct language that will never contain errors. The editor picks up errors in real time and will not allow syntactically incorrect designs to proceed. The language that is produced is for reference only as the editor could just as easily produce the IFDB directly. The elimination of the language is thought undesirable as this would remove an avenue of approach that some designers prefer to use, and to provide two independent paths to the IFDB is also undesirable.

Figure 5 shows the full FIRST system that includes the links to the knowledge base and the simulation graphics programs. The links with the user are indicated, this complete system can be described as a "silicon compiler workbench" although the simulation and layout generation are not included in the integrated system as yet and have to be approached as stand alone programs. The aim is to integrate the whole system to give a user full command of all the functions within the "workbench" from one simple graphics front end interface. A start has been made with the interface to the language compiler as described in this paper, the rest will follow.




Figure 5. Compiler "Workbench"

#### THE GRAPHICS EDITOR

The hardware configuration used is a raster colour display with an alphanumeric slave screen attached. An optional tablet is also available. A serial line connects to a VAX 11/750 running UNIX[3] with all the code written in 'C'[4]

The hardware is shown in Figure 6. The Colour terminal is used for the graphics and the alphanumeric slave screen is used for textual interaction and help information. Input is via the keyboard or tablet. The layout of the Graphics screen is shown in Figure 7. The main area is for composing the design, the small menu boxes represent the main options

```

EXIT ---- quit the program
FIRST ---- generate FIRST language
           of current display
HELP ---- enter the HELP program
COMPILE -- generate the IFDB of the
           current display
SIMULATE - Enter the Simulation
           package (unimplemented)
CHIP ---- enter the IC layout
           package (unimplemented)
  
```

RCL000154




Figure 6. Hardware Configuration




Figure 7. Screen Layout

The unimplemented parts of the above menu refer to parts of the system that still have to be run as stand alone processes. The general graphic operations of the editor are carried out using keyboard or tablet menu hits as appropriate.

The editor is driven by the same knowledge-base that the language compiler uses to verify FIRST designs. The user is allowed to draw on a graphics screen using simple primitive operators that can be hierarchically built up using simple graphic instructions that can be found in any conventional drafting or drawing package.

Connections between the operators can be either "signals" or "controls", the exact number associated with each primitive being held in the knowledge base. The system allows for the following graphic operations

- place a primitive
- place an input pad
- place an output pad
- create a signal node
- create a control node
- connect primitives
- store a prescribed area as an object
- recall a stored object
- move, alter and delete primitives etc.

Plus the usual graphic operations

- pan
- zoom
- etc.

As the user builds up his representation errors can be detected as they occur. These errors are flagged with meaningful messages so that the user may understand the fault. The editor also functions in a mode that continuously prompts the user with help information depending upon the task being performed. An example of the basic information for the primitive "ADD" is outlined in Table 1.

More general information on this, or any other primitive can also be requested. The direct help

information system can also be invoked from within the editor that allows the user to be guided through the complete hierarchy of help information from the completely general to the exacting detail.

Once the user is happy with his design he can then simulate the system and examine the results using the "SIMULOT" program that acts like an oscilloscope, allowing the user to "poke" into the simulation program as it is running. This produces graphical output quickly rather than waiting for a complete simulation run to finish before examining the results, which could have been faulty from the start.

The simulation complete the user can use the interactive layout generator to produce the final chip plots and pattern generator tapes for mask commitment and final fabrication.

TABLE 1. Example of on-line help information the the primitive "ADD"

Primitive: ADD				number of parameters = 4	
signals in = 3, signals out = 2, cels in = 1, cels out = 0					
param	min val	max val	constraint	comments	
1	1	32	none	latency of sum	
2	0	1	none	predelay on addend 1	
3	0	1	none	predelay on addend 2	
4	0	1	none	predelay on carry in	

RCL000155

## AN EXAMPLE

The diagram in Figure 8 is a schematic of a complex to magnitude converter chip which uses a four-region approximation algorithm[5]. This was designed "by hand", the FIRST code entered using a text editor is shown in Table 2. The main point to make is that the designer would always draw a diagram before coding the circuit. On the diagram he would label the nodes to make it easier to code. The code would then be "compiled" and any errors corrected. The graphic input is shown in Figure 9 and the code that it generated is shown in Table 3.




Figure 8. Complex to Magnitude Schematic

TABLE 2. Hand coded FIRST for the complex to magnitude chip.

```
CHIP CXTOMAG (pc1) pre, pin -> pmag
SIGNAL abse, absin, inmax, inmin, eighth,
halfinmin, seveight, halfdel, maxdel,
maxdel2, sum, re, im, mag
CONTROL c13, c16, c112, c113, c114, c1
PADIN (pc1 -> c1) pre, pin -> re, im
PADOUT mag -> pmag
PADORDER VDD, pre, pin, pc1, GND, CLOCK, pmag
ABSOLUTE [24,0] (c1) re -> abse
ABSOLUTE [24,0] (c1) im -> absin
ORDER [24,0,0] (c13) abse,absin -> inmax,
inmin
DSHIFT [3,0] (c16) inmax -> eighth
DSHIFT [1,0] (c16) inmin -> halfinmin
SUBTRACT [1,0,0,0] (c112) maxdel, eighth,
GND -> seveight, NC
ADD [1,0,0,0] (c113) seveight, halfdel,
GND -> sum, NC
BITDELAY [6] inmax -> maxdel
BITDELAY [2] maxdel -> maxdel2
BITDELAY [3] halfinmin -> halfdel
ORDER [24,0,0] (c114) sum, maxdel2 ->
mag, NC
CBITDELAY [3] (c1 -> c13)
CBITDELAY [3] (c1 -> c16)
CBITDELAY [6] (c16 -> c112)
CBITDELAY [1] (c112 -> c113)
CBITDELAY [1] (c113 -> c114)
END
endofprogram
```




Figure 9. Output From Graphic Front End

TABLE 3. Computer generated FIRST for the complex to magnitude chip.

```
CHIP CXTOMAG (pc3) ps1,ps2 -> ps20
SIGNAL s1,s4,s2,s5,s11,s12,s14,s15,s13,
s16,s17,s19,s18,s20
CONTROL c3,c6,c7,c8,c9,c10
PADIN (pc3 -> c3) ps1,ps2 -> s1,s2
PADOUT s20 -> ps20
PADORDER VDD,pc3,GND,ps1,ps2,ps20,CLOCK
ABSOLUTE [24,0] (c3) s1 -> s4
ABSOLUTE [24,0] (c3) s2 -> s5
CBITDELAY [3] (c3 -> c6)
ORDER [24,0,0] (c6) s4,s5 -> s11,s12
DSHIFT [1,0] (c7) s11 -> s14
DSHIFT [3,0] (c7) s12 -> s15
BITDELAY [6] s12 -> s13
SUBTRACT [1,0,0,0] (c8) s13,s15,GND -> s16,NC
BITDELAY [3] s14 -> s17
BITDELAY [2] s13 -> s19
ADD [1,0,0,0] (c9) s16,s17,GND -> s18,NC
ORDER [24,0,0] (c10) s18,s19 -> s20,NC
CBITDELAY [3] (c6 -> c7)
CBITDELAY [6] (c7 -> c8)
CBITDELAY [1] (c8 -> c9)
CBITDELAY [1] (c9 -> c10)
END
endofprogram
```

The differences between the two sets of data are slight. The node labelling is different and the order in which the primitives appears is different. This is dependent upon the order in which the diagram was entered into the graphic editor. The main point here is that the node labelling and decomposition to FIRST code has been automated. The need for the compilation cycle has also been removed as the FIRST code that is generated is guaranteed correct.

Modifications to the design after simulation also becomes simple. The graphic design is edited to incorporate any changes that are to be made, the FIRST code is automatically up to date with these changes, and again is guaranteed correct.

Finally a plot of the complex to magnitude chip is shown in Figure 10. This is by no means typical of a FIRST chip. The blank area on the layout is due to the fact that the chip is very small in the demonstration example that was used.

#### CONCLUSIONS

A method of graphic interaction to the FIRST silicon compiler has been demonstrated. The advantages of such a technique to designers over textual input has been outlined as well as the reduction in the design cycle time.

The expansion of the system to provide an integrated "silicon compiler workbench" is progressing with the "help" system already incorporated for on-line guidance. It is hoped that the simulation and layout programs will soon be enclosed within this system to provide an even better environment for the signal processing engineers to work in.

#### ACKNOWLEDGEMENTS

Thanks are due to our colleagues P.B. Denyer, D. Renshaw and K. Coplan. This work was carried out under SERC grant number GR/B/85418.

#### References

1. Denyer, P. B., D. Renshaw, and N. Bergmann, "A Silicon Compiler For VLSI Signal Processing," *Proc ESSCIRC 82, Vrije Universiteit, Brussels*, pp. 215-218 (September 1982).
2. Nash, J. H., "SKETCH --- A Two Dimensional Drawing Package," *ISG Report ISG/82/09*, (November 1982).
3. Ritchie, D. M. and K. Thompson, "The UNIX Time-Sharing System," *Bell System Technical Journal*, Vol. 57(6), pp. 1905-1929 (1978).
4. Kernighan, B. W. and D. M. Ritchie, *The C Programming Language*, Prentice-Hall (1978).
5. Filip, A. E., "A Baker's Dozen Magnitude Approximation and their Detection Statistics," *IEEE Trans AES*, Vol. AES-12, (1) pp. 87-89 (January 1976).




Figure 10. Complex to Magnitude Chip Plot

RCL000157

AS-4

VINCENT N. TRANS  
EXAMINER  
ART UNIT 234

## QUALITY OF DESIGNS FROM AN AUTOMATIC LOGIC GENERATOR (ALEXT)\*

Theodore D. Friedman  
and  
Sih-Chin YangIBM Thomas J. Watson Research Center  
Yorktown Heights, New York7th DA Contr.  
1970Abstract

Automation of the design of computer logic has evoked wide-spread interest and activity. Nevertheless, detailed comparisons of automatically generated logic and manually prepared logic have not been made available.

The ALEXT program is a logic generator which accepts as input a summary description of a new computer in a high-level language, and from this it compiles logic designs to carry out the functions specified. This paper examines the quality of logic generated by the ALEXT system.

The specifications of several computers have been processed through the ALEXT system. This report discusses the most comprehensive design processed, the central processor of the IBM 1800 computer.

The 1800 had been designed by conventional manual techniques prior to this study, and its logic schematics were, therefore, available for comparison with the logic generated by ALEXT.

It was found that the automatically produced circuitry required 160% more components than used in the corresponding parts of the actual computer. Reasons for this discrepancy are considered, and methods are described which are expected to reduce the discrepancy between automatically generated designs and manual designs.

The study indicates that automatic generation of computer logic and circuitry from high-level system descriptions offers a practical and viable alternative to traditional methods of logic design. Within the limits of the study, the automatically prepared design was found to be correct, functional, and manufacturable.

Introduction

There has been wide interest in the possibility of automating the design of computer logic [1], [4], [5], [9], [11], [14], [16]. Feasibility of an automated logic generator was demonstrated by Proctor in 1964 [12], however detailed comparisons of automatically generated logic and manually prepared logic have not been made available. The purpose of this paper is to present such a study.

The ALEXT program, [7], [8], is a logic gener-

ator programmed to run on the IBM 7094. Logic generators such as ALEXT should be distinguished from other design automation programs. Much of the development of new computers has been partially or fully automated, including wire routing, module placement, partitioning, circuit selection, checking, simulation, test generation, documentation and manufacturing [1], [3]. These automated systems, however, still rely on the human designer and engineer to prepare the logic design by hand before they can be used. The purpose of a logic generator is to automate preparation of the logic design itself.

As input to the ALEXT program, the designer specifies the characteristics of the computer he desires, and from this the program generates logic equations which realize the specified features. These equations in turn can then be processed by standard Logic Automation [13] and Design Automation [3] programs to produce the circuitry and documentation of the desired computer. ALEXT is analogous to a conventional compiler program because it translates its input from a high-level algorithmic form into a detailed machine-oriented form. But rather than generating a program as its output, ALEXT generates logic designs for building hardware.

The input is expressed in a form of Iverson's APL notation [10]. To prepare the input, the user specifies the system characteristics of the desired machine, including the registers, memory size, word length or word mark conventions, instruction format and repertoire, indexing and other features. The behavior of the proposed machine is expressed by programs of micro-events.

It was necessary to develop special conventions to depict the machine organization and data flow information. APL had previously been used to describe the programming and functional characteristics of computer systems [6], but the descriptions did not specify the nature of the mechanisms used to provide these characteristics. To employ APL as a design specification language, the most important new convention imposed was for variables in the programs to be considered logic devices such as flip-flops, gate output lines, or registers, while the program statements themselves are interpreted as connections and gating among these devices. Accordingly variables must be declared to be of fixed sizes and types. New statement types were introduced, such as assignment statements which affect only the set or reset lines of flip-flops (written as 'SET' or 'RESET'). Because the input is punched on cards to be accepted by the 7094, APL symbols are transliterated. An-

\* This report is a revision of (2N) Research Report RC 2666.

other innovation in this version of APL is the period of settlement terminator -- all entries to the right of a period in a card are considered to be comments.

The specifications of several computers were prepared in this way and were processed through the ALERT system. We will discuss the most comprehensive design processed, the central processor of the IBM 1800 computer.

The 1800 was selected because of its moderate size and its currentness. It is a general purpose machine intended for process control applications, and built with the IBM Solid Logic Technology circuit family. The 1800 had been designed and manufactured before this study was undertaken, and its logic schematics were available for comparison with the output logic generated by ALERT.

#### The 1800 Input Description

A listing of the input deck processed by ALERT describing the 1800 computer is shown in Appendix I.\* This description was derived from the 1800 Systems Manual [15] and various engineering documents. An early description of the machine in Iverson's notation by K. Burghbacher was also helpful [2]. The description in Appendix I includes the major part of the 1800 Processor-Controller unit, but console devices, channels, input and output features, and the initial program loading facility are omitted. Twenty six of the 31 instructions in the machine's repertoire are included.

The description begins with declarations of registers, important flip-flops, and variables. The 1800's accumulator, for example, indicated in the first declaration statement by the name "A," is declared to consist of 16 flip-flops. The first occurrence of a name in the description fixes its size and dimensions. If no dimensions are given, as in the case of ADDFF in the second declaration statement, it is filed as a single bit.

Following the declarations, programs of micro-events are listed. The first two programs are special pre-specified functions (Macro's), as indicated by a card with an "F" in column one. Macro functions are not entered into the design until later during processing when they may be "called" by other programs. Then they are copied and "plugged in" at each point of the design where a call occurred. The first Macro defines the design of decoders and the second defines a digital comparator.

Following these Macro functions are the ordinary programs, each of which is used to generate a

section of the final machine. The first of these, LMSO, specifies the memory access mechanism in the 1800. Following this are programs for interruption processing (INT), instruction counter advancement (ICNTR), interrupt queuing (LEMS), the adder (ADD), the shift control counter (SCCTR), register transfers (SHIFTL, SHIFTR, SWAP, STOU, DTOU, ATOU, UTOU, XRTOSC, SCTONR, XRTOA, and ATOXR). The next program (E) specifies the algorithms for execution of the instruction set, and the last program (CPU) describes the sequencing and control of the entire central processor.

Although space prevents review of the entire design, the reader may be assisted in understanding the computer description and the automatic design process by discussion of a part of the design. In particular, the Shift Control Counter program is examined in Appendices II and III.

#### Summary of the Findings

The 1800 description in Appendix I was processed by the ALERT system and by the IBM Logic and Design Automation systems to generate schematic logic diagrams of the machine. The diagrams were produced in a wholly automated fashion. One of these diagrams is shown and discussed in Appendix III.

The resulting design is considerably different in detail from the actual 1800 computer. Although the automatically produced design appeared for the most part correct and manufacturable, some systematic means were needed to evaluate it. The most scrupulous evaluation would have involved manufacturing the machine and then comparing its cost and performance with the real 1800. However such an approach would be excessively expensive. Moreover, a variety of flaws and inadequacies were discovered in the automatically produced design which would require correction before it could be built. (The flaws were generally minor and readily correctable, resulting from bugs in the ALERT programs or faults in the computer description. However, the 7094 computer used for running our study became unavailable before we could make those corrections.)

Rather than manufacturing the machine, therefore we felt that the next best method for evaluation would be to compare the numbers of components used in the real machine and in the automatically produced design. There were difficulties in this approach as well since the circuits implemented by the Logic Automation System differed from those used in the real 1800. Nevertheless, we made a circuit-by-circuit comparison of the two designs, checking the validity of the automatic design as we did so. The results are presented in Table I. Much of this table is concerned with various anomalies in the automatically produced designs, as described below.

Column 1 of the table identifies sections into which the 1800 design was partitioned. Partitioning was required because the design exceeded available memory in the 7094 computer and space limitations in the Logic Automation program. This partitioning, in turn, led to redundancies and inconsis-

\* Some familiarity with the conventions of Iverson's APL Notation is desirable for proper understanding of this computer description. The reader is referred to the summary on pp. 175-203 of [6].



TABLE I  
SUMMARY OF LOGIC BLOCK  
COUNTS FROM ALERT AND REAL DESIGN

(1) Section of ICB Design	(2) Number of Logic Blocks Present in ALERT	(3) Number of Blocks after Representing for circuitry	(4) Correction for Partitioning Effects	(5) Correction for Clocking General	(6) Correction for File-Flaps	(7) Corrected Total from ALERT	(8) Corrected Section of Real 1000	(9) Discrepancy of ALERT Total over Real 1000
Memory Access	147	424	-32	+32	+25	450	231	219
Instruction Processor	475	1006	-27	+19	+100	1108	525	583
Instruction Counter General	118	270	---	---	+10	255	92	163
Interrupt Counting	60	149	-17	---	---	122	61	61
Address	496	1473	-51	+29	+20	1471	521	950
Shift Control Counter	46	102	-6	---	---	96	56	40
Printed Transfer	1045	1750	-104	---	+80	1640	587	1053
Instruction Execution	941	1590	-190	+205	---	1405	554	851
Processor Control	924	1329	-207	+115	+10	1205	404	801
TOTAL	4372	8010	-732	+400	+207	8023	3072	4951

TABLE II

## SUMMARY OF DISCREPANCIES

Corrected output from ALERT	8023 logic blocks
Size of corresponding sections of real 1000	3072
Discrepancy of ALERT over real design	4951 or 4949 more blocks from ALERT than in real design
(minus) Estimated reduction by modifying circuit implementation rules	2357
(minus) Estimated Reduction by revising input description	548
(minus) Estimated reduction by system improvements	1020
Theoretical Discrepancy	1016, or 221 more blocks from ALERT than in real design

place coordination of the sections of the design, which are discussed later.

Column 2 lists the number of logic blocks produced by ALERT for each section. A logic block is a circuit which performs a logical function such as an AND gate, an OR gate, or an inverter. The output of ALERT represents idealized logic blocks, since circuit restrictions were not considered in producing these results. A total of 4372 idealized logic blocks were used in the design.

Column 3 lists the number of logic blocks which resulted after the idealized logic was automatically converted into actual circuitry by the IBM Logic Automation and Design Automation programs. In this conversion the designs from ALERT were reprocessed to cause them to conform to circuit constraints such as fan-in, fan-out, and module pin restrictions. This conversion caused extra logic blocks to be added into design to satisfy the engineering constraints. The total logic block count was increased from 4372 to 8018.

Column 4 shows the effects on block counts attributed to partitioning of the Design File.

The partitions segregated parts of the design that were functionally related. This led to the following anomalies:

- (a) It was impossible to combine logic gates which have identical inputs if they appear in different sections.
- (b) Redundant inverters were sometimes used. For example, suppose a signal,  $X$ , and its complement,  $\bar{X}$ , are available in the Adder Section, but only the  $X$  signal is represented in the CPU section. If  $\bar{X}$  is also needed in the CPU a new inverter will automatically be generated instead of obtaining the complemented signal from the Adder. Redundancy also occurs in the case of extra gates supplied for driving loads.
- (c) OR gates located in distinct sections and which have the same output destinations were not combined.

The figures in Column 4 were derived manually by counting instances of these anomalies.

The partitioning effects could be reduced or eliminated if larger storage capacity were available for ALERT and if storage restrictions in the Logic Automation program could be relieved.

Column 5 of Table I reports counts of logic blocks required for phase counters and their decoding networks. The decoded outputs are used to form timing control signals. In the ALERT system, the sizes of phase counters are determined automatically, however the logic elements needed to construct them were omitted from the final output. To correct this fault, these missing elements were manually added to the total logic count.

It may be noted that certain sections have no entry in Column 5. These sections correspond to programs with manually specified control signals which are generated elsewhere — these sections consequently do not require phase counters. A total of 480 logic blocks are estimated for the phase counters.

Column 6 lists the number of flip-flops required. The Logic Automation program cannot represent flip-flops unless its input data is specified in Injunctive Word Format (13). Since the results from ALERT were not produced in that format, flip-flops were not represented in the output logic drawings and it was necessary to supply them manually.

A given flip-flop may be used by several sections, but it is counted only at its initial use.

Column 7 shows the block counts from ALERT corrected for the partitioning effect, clocking control and flip-flops. This represents the sum of columns 3, 4, 5, and 6, providing a total of 8033 blocks.

Column 8 indicates the component counts used in the corresponding sections of the real IBM 1800. These figures were obtained by examination of the 1800 engineering manuals. A total of 1072 logic blocks were counted.

Column 9 indicates the discrepancy in logic block count from ALERT in column 7 over the real design. A total discrepancy of 4961 logic blocks was found, that is, 150% more logic blocks were generated by ALERT than were used in corresponding sections of the manual design.

#### Projected Improvements

The discrepancy between ALERT and the actual design can be reduced by the following methods, summarized in Table II.

- (a) Extensions of the Choice of Circuit Types in the Logic Automation Programs

The ALERT logic equations were implemented using only three types of circuits, namely, AI (AND Inverter), AOI (AND-OR Inverter) and N (Single Input Inverter with driving power). These contrast with dozens of circuit types used in the actual design. Because of this, more logic blocks were generated than would be if there were a greater choice of circuits. This situation is compounded by the partitioning effect as well as by input and system deficiencies (see below). A total of 2357 logic blocks are attributed to this cause.

- (b) Revision of the 1800 Description

Examination of the output logic indicated that if certain input statements were respecified or regrouped, the number of logic blocks required could be reduced without changing the intended functions. For example, saving may

sometimes be achieved if a register is pre-cleared before data is put into it. Saving would also result if common signals would be combined as illustrated in Figure 1. In that case, the four inputs of the input signal "B" in Figure 1(a) would be replaced by one input in Figure 1(b). This saving, however, depends on the types of circuits available for implementing the logic. Another saving could be realized by rearranging input statements to reduce the number of timing phases in a program. There are several other techniques as well that would result in savings. It is estimated that 358 logic blocks can be eliminated from the output if all these input revisions would be incorporated.

(c) System Improvements

A number of improvements in the ALERT system have been projected although they have not been implemented. One improvement is sharing phase counters. Several programs could share a common counter to reduce the number of counters required. Also, within a single program, statements may be divided into groups and the phase counter value reset to one at the beginning of each group. This approach would reduce the size of the counter and the number of its decoded outputs. However, more control signals would then be needed to distinguish each group.

Another possible improvement would involve greater coordination of array inputs. For example, assume A, B, C, D are all 4 bit vectors. The statement

$$A = B \text{ 'AND' } C \text{ 'AND' } D$$

will presently produce the gating shown in Figure 2(a). The improved version should produce the structure shown in Figure 2(b).

Still another improvement would be to cause ALERT to generate output in the Injective Word Format used in the Logic Automation System. This would avoid difficulties such as the limited circuit choice. Various other improvements are also projected, but are too detailed to list here. These improvements, it is estimated, would save a total of 1020 logic blocks in the 1800 design.

After all corrections, the automatically generated logic would then exceed the manual design by 1016 blocks. (See Table II.)

Conclusions

The current study suggests that automatic generation of computer logic and circuitry from high-level system descriptions offers a practical and viable alternative to traditional methods of logic design. Apart from a number of removable errors, the automatically prepared design was found to be correct, functional, and manufacturable. Although

the automatically produced circuitry required more than twice as many components as used in the corresponding manual design, this discrepancy is expected to be reduced by projected system improvements.

It is anticipated that compilers of computer logic will provide some of the benefits that conventional compilers have provided to programmers. Automated techniques should not only aid development directly, but should facilitate checking, rework and documentation.





Fig. 1. Combining common signals.

GIVEN A, B, C, D, ALL 4 BIT VECTORS; THEN  
 $A = B \text{ 'AND' } C \text{ 'AND' } D$   
 WILL PRODUCE



THE IMPROVED VERSION SHOULD PRODUCE




Fig. 2. Coordination of array signals.

## APPENDIX I

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13</																																																																																							

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13</																																																																																							

Line	Address	Value	Comment
0000	00000000	00000000	00000000
0001	00000001	00000001	00000001
0002	00000002	00000002	00000002
0003	00000003	00000003	00000003
0004	00000004	00000004	00000004
0005	00000005	00000005	00000005
0006	00000006	00000006	00000006
0007	00000007	00000007	00000007
0008	00000008	00000008	00000008
0009	00000009	00000009	00000009
0010	0000000A	0000000A	0000000A
0011	0000000B	0000000B	0000000B
0012	0000000C	0000000C	0000000C
0013	0000000D	0000000D	0000000D
0014	0000000E	0000000E	0000000E
0015	0000000F	0000000F	0000000F
0016	00000010	00000010	00000010
0017	00000011	00000011	00000011
0018	00000012	00000012	00000012
0019	00000013	00000013	00000013
0020	00000014	00000014	00000014
0021	00000015	00000015	00000015
0022	00000016	00000016	00000016
0023	00000017	00000017	00000017
0024	00000018	00000018	00000018
0025	00000019	00000019	00000019
0026	0000001A	0000001A	0000001A
0027	0000001B	0000001B	0000001B
0028	0000001C	0000001C	0000001C
0029	0000001D	0000001D	0000001D
0030	0000001E	0000001E	0000001E
0031	0000001F	0000001F	0000001F
0032	00000020	00000020	00000020
0033	00000021	00000021	00000021
0034	00000022	00000022	00000022
0035	00000023	00000023	00000023
0036	00000024	00000024	00000024
0037	00000025	00000025	00000025
0038	00000026	00000026	00000026
0039	00000027	00000027	00000027
0040	00000028	00000028	00000028
0041	00000029	00000029	00000029
0042	0000002A	0000002A	0000002A
0043	0000002B	0000002B	0000002B
0044	0000002C	0000002C	0000002C
0045	0000002D	0000002D	0000002D
0046	0000002E	0000002E	0000002E
0047	0000002F	0000002F	0000002F
0048	00000030	00000030	00000030
0049	00000031	00000031	00000031
0050	00000032	00000032	00000032
0051	00000033	00000033	00000033
0052	00000034	00000034	00000034
0053	00000035	00000035	00000035
0054	00000036	00000036	00000036
0055	00000037	00000037	00000037
0056	00000038	00000038	00000038
0057	00000039	00000039	00000039
0058	0000003A	0000003A	0000003A
0059	0000003B	0000003B	0000003B
0060	0000003C	0000003C	0000003C
0061	0000003D	0000003D	0000003D
0062	0000003E	0000003E	0000003E
0063	0000003F	0000003F	0000003F
0064	00000040	00000040	00000040
0065	00000041	00000041	00000041
0066	00000042	00000042	00000042
0067	00000043	00000043	00000043
0068	00000044	0000	

10000	10000	10000	10000
10001	10001	10001	10001
10002	10002	10002	10002
10003	10003	10003	10003
10004	10004	10004	10004
10005	10005	10005	10005
10006	10006	10006	10006
10007	10007	10007	10007
10008	10008	10008	10008
10009	10009	10009	10009
10010	10010	10010	10010
10011	10011	10011	10011
10012	10012	10012	10012
10013	10013	10013	10013
10014	10014	10014	10014
10015	10015	10015	10015
10016	10016	10016	10016
10017	10017	10017	10017
10018	10018	10018	10018
10019	10019	10019	10019
10020	10020	10020	10020
10021	10021	10021	10021
10022	10022	10022	10022
10023	10023	10023	10023
10024	10024	10024	10024
10025	10025	10025	10025
10026	10026	10026	10026
10027	10027	10027	10027
10028	10028	10028	10028
10029	10029	10029	10029
10030	10030	10030	10030
10031	10031	10031	10031
10032	10032	10032	10032
10033	10033	10033	10033
10034	10034	10034	10034
10035	10035	10035	10035
10036	10036	10036	10036
10037	10037	10037	10037
10038	10038	10038	10038
10039	10039	10039	10039
10040	10040	10040	10040
10041	10041	10041	10041
10042	10042	10042	10042
10043	10043	10043	10043
10044	10044	10044	10044
10045	10045	10045	10045
10046	10046	10046	10046
10047	10047	10047	10047
10048	10048	10048	10048
10049	10049	10049	10049
10050	10050	10050	10050
10051	10051	10051	10051
10052	10052	10052	10052
10053	10053	10053	10053
10054	10054	10054	10054
10055	10055	10055	10055
10056	10056	10056	10056
10057	10057	10057	10057
10058	10058	10058	10058
10059	10059	10059	10059
10060	10060	10060	10060
10061	10061	10061	10061
10062	10062	10062	10062
10063	10063	10063	10063
10064	10064	10064	10064
10065	10065	10065	10065
10066	10066	10066	10066
10067	10067	10067	10067
10068	10068	10068	10068
10069	10069	10069	10069
10070	10070	10070	10070
10071	10071	10071	10071
10072	10072	10072	10072
10073	10073	10073	10073
10074	10074	10074	10074
10075	10075	10075	10075
10076	10076	10076	10076
10077	10077	10077	10077
10078	10078	10078	10078
10079	10079	10079	10079
10080	10080	10080	10080
10081	10081	10081	10081
10082	10082	10082	10082
10083	10083	10083	10083
10084	10084	10084	10084
10085	10085	10085	10085
10086	10086	10086	10086
10087	10087	10087	10087
10088	10088	10088	10088
10089	10089	10089	10089
10090	10090	10090	10090
10091	10091	10091	10091
10092	10092	10092	10092
10093	10093	10093	10093
10094	10094	10094	10094
10095	10095	10095	10095
10096	10096	10096	10096
10097	10097	10097	10097
10098	10098	10098	10098
10099	10099	10099	10099
10100	10100	10100	10100



[illegible]

**RCL000169**

#### Appendix II

The 1800 performs left and right shifts of its A register (or of the A and B registers together for extended shifts). The shift instruction algorithms are represented in programs 2 and 3 of the instruction execution ("E") program. According to these algorithms, the shift count is loaded into the Shift Control Counter, SC, and then a loop is executed. During every iteration of the shift loop a signal (SHLA, SHRA, SHRL, or SHRR) is activated which causes a one-bit shift to be accomplished by the SHIFTL or SHIFTR program. Every iteration of the loop also activates a variable, STEPSC, which decrements the bit count in SC. The shift loop terminates when SC equals zero. Thus, the SC register controls the number of positions which the accumulator is shifted.

The Shift Control Counter program (SCCTR) indicates how the STEPSC signal is used to decrement the SC register. Since this program is particularly simple and straightforward, it will be used to illustrate the process of automatic design. This program is shown in Figure 3 as it appears in the 1800 description.

The "NM" heading in the first card of this program identifies it as a Micro-program with Manually specified control. This prevents ALERT from generating sequence control logic. Instead, this section depends for control only upon the signals explicitly designated in the program.

The program consists of just two assignment statements. The first statement assigns signals to the set side of the SC register flip-flops, and the second assigns signals to the reset side. These signals, which are Boolean functions of the current state of the SC bits, are inhibited except when STEPSC = 1. Since ALERT provides no extra control logic in this program, an assignment will occur whenever STEPSC is pulsed. At such an occurrence SC will acquire a new value, and this value -- as the reader may verify -- will constitute a decrease by one of the binary number represented in SC previously.

When the input deck was processed by the ALERT processor, the Shift Control Counter program was translated into the logic equations shown in the print-out in Figure 4. The original assignment statements were decomposed into elementary statements, each of which defines a single gating function and identifies signal sources and destinations. For example, the first equation specifies that the complement of bits 0, 1, 2, 3, 4, and 5 of SC are ANDed together and the resultant variable is designated as "TS9." Such "T" variables are intermediate elements supplied automatically during translation of the source statements. This term corresponds to the sub-expression,

"(AND/'NOT'SC)",

in the first assignment statement of the source document (Figure 3). During further processing of the 1800 design, variables representing signals

from other sections of the design were combined with equations in the SCCTR section. The resulting equations indicate need of 14 two-input AND gates, two 3-input ANDs, two 4-input ANDs, two 5-input ANDs, two 6-input ANDs, 12 one-input OR gates, and 12 two-input OR gates. Thus a total of 46 elementary logic gates, or "blocks," are required.

When these equations were processed by the IBM Logic Automation programs, the 12 one-input OR gates were discovered to be redundant, and the revised block count dropped to 34.

The designs were processed further in order to comply with engineering and circuitry constraints of Solid Logic Technology. Extra gating was automatically provided and the block count then rose to 102. Six pages of logic schematics were automatically drawn from the resultant design of the SCCTR section. The first of these pages is shown and discussed in Appendix III.

The design of the SCCTR section as generated by ALERT is shown in summary form in Figure 5. The design of the corresponding section of the actual machine is represented in Figure 6. For simplicity, in both these figures special gating imposed by the circuit connection rules has been omitted, and signals and gates not related to the shift counter decrement process also are not shown. In the real 1800 the decrement signal (here called "DESC") is gated only to the least significant bit (SC/1) which will toggle when a pulse is applied (see Figure 6).<sup>\*</sup> If SC/1 is in the "0" state, changing it to "1" will cause toggling of the next higher bit, SC/2. Likewise every SC bit will, when toggled, itself toggle the next higher bit. This chain reaction may propagate to the highest bit of the counter, but will cease at a bit with an original value of 1. This process causes the value represented in SC to be decremented.

The design generated by ALERT employs a different method of counting. This difference, however, does not result from the ALERT system itself but is due to the way the counting function had originally been specified in the APL description. In the design produced automatically, the counter is organized so that the decrement signal is applied to all six bits of SC simultaneously rather than by a bit-by-bit propagation mechanism.

The logic generated by ALERT used AND gates having from two to seven inputs each (Figure 5). However, after automatic revision to meet circuit needs, there was an increase in gates required. For example, in terms of the idealized logic generated by ALERT, two gates were used to provide the signal to set the most significant bit of SC

\* Subscripting conventions differed in the output generated by ALERT and in the engineering documents of the real machine. In the ALERT output, the six bits of SC are denoted, from most significant to least, as SC/0, SC/1, ..., SC/5. In the real 1800, these bits are denoted, respectively, as SC/22, SC/16, ..., SC/1.

(Figure 7(a)). When this design was converted into circuitry, 13 gates were required, as shown in Figure 7(b). This section of design is also shown in final printed form in Appendix A11. This discrepancy between the automatically produced design and the manual design is due mainly to restrictions on the available circuit types. Because inversion takes place for all circuits used, to get the proper polarity, extra logic levels were needed. This effect is aggravated by fan-in restrictions and circuit card layout considerations. Also, because of the partitioning of design, signals generated in one section may not be available in another section. This is the case for SC/0 and SC/1. Inverters are used to generate these complement signals from SC/0 and SC/1 instead of obtaining them directly from another section. For the entire shift counter, a total of 102 logic elements are generated by ALERT as against 36 for the real 1800. If the projected improvements are made in ALERT, the count of the logic blocks generated is expected to be reduced to 42.

[illegible]



Fig. 3. The Shift Control Counter program.

```

EQUATIONS
T5W=SC/10=SC/1+10=SC/2=SC/3=SC/4=SC/5
T6W=SC/1+SC/2=SC/3=SC/4=SC/5
T7W=SC/2+SC/3=SC/4=SC/5
T8W=SC/3+SC/4=SC/5
T9W=SC/4=SC/5
T10W=5+5*EPS*SC/159
T6W/1=5+5*EPS*SC/160
T6W/2=5+5*EPS*SC/161
T6W/3=5+5*EPS*SC/162
T6W/4=5+5*EPS*SC/163
T6W/5=5+5*EPS*SC/164
T514/0=1+64/3+T112/0
T514/1=1+64/1+T112/1
T514/2=2+64/2+T112/2
T514/3=3+64/3+T112/3
T514/4=4+64/4+T112/4
T514/5=5+64/5+T112/5
SC/5/0=1514/0
SC/5/1=1514/1
SC/5/2=1514/2
SC/5/3=1514/3
SC/5/4=1514/4
SC/5/5=1514/5
T654/SC/1=10=SC/1+10=SC/2=SC/3=SC/4=SC/5
T644=SC/1+10=SC/2=SC/3=SC/4=SC/5
T614=SC/2+10=SC/3=SC/4=SC/5
T604=SC/3+10=SC/4=SC/5
T6W54=5+5*EPS*SC/165
T70/1=5+5+5*EPS*SC/166
T70/2=5+5+5*EPS*SC/167
T70/3=5+5+5*EPS*SC/168
T70/4=5+5+5*EPS*SC/169
T70/5=5+5+5*EPS*SC/170
T515/1=1+70/1+T117/1
T515/2=1+70/2+T117/2
T515/3=1+70/3+T117/3
T515/4=1+70/4+T117/4
T515/5=1+70/5+T117/5
SC/1/0=1515/0
SC/1/1=1515/1
SC/1/2=1515/2
SC/1/3=1515/3
SC/1/4=1515/4
SC/1/5=1515/5
END OF EQUATIONS

```

Fig. 4. Print-out of Boolean equations generated for the Shift Control Counter.






Fig. 7. Idealized logic and its implementation in circuit blocks.

Six pages of schematic logic diagrams were produced automatically from the designs of the Shift Control Counter section. The circuit diagram is shown in Figure 3. This diagram represents the logic to provide the signal, SC/S/O, to set bit 0 of the SC register.

A large proportion of the resulting gates serve only to satisfy circuitry requirements rather than to carry out logical functions. It is not possible to investigate the quality of design without consideration of circuit connection rules. But the actual rules differ from one family of circuitry to another and are not part of the logic generation processes of ALERT. Although circuit connection problems are mentioned in this section, these topics cannot be adequately covered here.

At the lower left, two  $N$  blocks (single-input inverters) are used to generate the SC/O and SC/I signals from SC/O and SC/I. (Due to formatting conventions, the slash in these names is not printed on the drawings.). Since SC/O and SC/I are also needed in other drawings, two lines are shown tapping off from them. SC/O and SC/I are used as inputs to an AND inverter, the output of which provides the function  $SC/O \vee SC/I$ . This gate is used to reduce the number of input lines to the OR inverter at the center of the drawing. Five single-input AND gates feed this OR inverter. (These ANDs do not serve a logic function but are required for circuit needs.) The inputs to the five AND gates are SC/2, SC/1, SC/4, SC/5 and the combined signal  $SC/O \vee SC/I$ . Thus the output of the OR inverter becomes  $SC/O \wedge SC/I \wedge SC/2 \wedge SC/3 \wedge SC/4 \wedge SC/5$ . This output is then ANDed with the stepping pulse STEPSC, and the result defines the set side of SC/O. However, another signal, T112, not related to counting, is also needed as a set input. To enable them to use a single line to SC/O, the stepping control and the T112 signals are ORed together. Since the circuit used for the OR function also inverts the output, an extra  $N$  inverter is used to restore it to correct polarity. The final result (SC/S/O) is thus

$$(SC/O \wedge SC/I \wedge SC/2 \wedge SC/3 \wedge SC/4 \wedge SC/5 \wedge STEPSC) \vee T112.$$




Fig. 8. A schematic logic diagram produced automatically from ALERT



Acknowledgments

Basic approaches used in this system were prepared by C. J. Solomon, Los Angeles Scientific Center.

References

1. A. Brauer, "General survey of design automation of digital computers," *Proceedings of the IEEE*, Vol. 54, pp. 1708-1721, December 1966.
2. J. Burgbacher, "Processor-controller of IBM 360 system, a formal description," IBM Technical Note TN 02.559-001, July 1966.
3. W. Case, M. H. Craft, L. E. Griffith, A. R. Harbeck, M. B. Murle, and T. H. Spence, "Logic design automation for IBM System/360," *IBM J. Res. and Dev.*, Vol. 8, pp. 127-140, April 1964.
4. C. Chu, "An ALGOL-like computer design language," *Communications of the ACM*, Vol. 8, pp. 607-615, October 1965.
5. J. Estrin and R. Mandel, "Metacompiler as a design automation tool," 1966 Proc. Symp. Design Automation Conference.
6. D. Falkoff, K. E. Iverson and E. M. Sussensh, "Formal description of System/360," *IBM Syst. J.*, Vol. 9, No. 1, pp. 198-262, 1964.
7. T. D. Friedman and S. H. Yang, "Methods used in an automatic logic design generator (ALERT)," *IEEE Trans. on Computers*, Vol. C-18, No. 7, pp. 593-614, July 1969.
8. \_\_\_\_\_, ALERT: A program to compile designs of new computers," *Digest 1st Annual Computer Conference*, pp. 128-130, September 1967.
9. F. Gorman and J. P. Anderson, "A logic design translator," 1961 Proc. FJCC, pp. 86-96.
10. E. Iverson, *A Programming Language*, New York: Wiley, 1962.
11. J. Metze and S. Seshu, "Computer compiler for I -- Preliminary report," Coordinated Science Lab., University of Illinois, Urbana, No. R-303, August 1965.
12. J. Reector, "A logic design translator experiment demonstrating relationship of language systems and logic design," *IEEE Trans. on Electronic Computers*, Vol. EC-13, pp. 22-30, 1964.
13. J. Roth, "Systematic Design of automata," *Proc. FJCC*, pp. 1093-1099.
14. J. Schlichter, "A formal language for describing machine logic, timing and sequencing," *IEEE Trans. on Electronic Computers*, Vol. EC-13, pp. 439-448, August 1964.
15. "IBM 1600 Functional Characteristics," IBM Systems Reference Library, Form A16-5913.
16. J. A. Riley and D. L. Dietmeyer, "Translation of a DDL Digital System Specification to Boolean Equations," *IEEE Trans. on Computers*, Vol. C-18, No. 4, pp. 305-313, April 1969.

AR-6

VINCENT N. TRANS  
EXAMINER  
ART UNIT 234

## A New Look at Logic Synthesis

John A. Darringer  
William H. Joyner, Jr.IBM Thomas J. Watson Research Center  
Yorktown Heights, New York 1059817th JAI  
Conference  
1985

## Abstract

Despite many attempts to generate hardware implementations automatically from functional specifications, the literature does not record any commercial success. Previous efforts have dealt primarily with technology-independent primitives and have emphasized circuit minimization. However, larger scales of integration have made other design requirements and technology restrictions as important as circuit count, and have increased the cost of making an engineering change. Thus it is becoming increasingly important to insure that initial chip designs are correct. This paper outlines an investigation into the feasibility of logic synthesis in this new context. A system is described which will produce a naive implementation automatically from a functional specification, and then will interact with the designer, allowing him to evaluate it with respect to these many factors, and to improve it incrementally by applying local transformations until it is acceptable for manufacture. The use of simple local transformations will insure correct implementations, will isolate technology-specific data, and will allow the total process to be applied to larger VLSI designs. This approach has been tested on the design of a single chip with encouraging results. A prototype synthesis system is now being used to perform further experiments.

## Logic Synthesis

The goal of logic synthesis is to accept functional specifications for a hardware unit and to generate automatically a detailed, technology-specific implementation comparable in quality to that of an experienced engineer. The nature of this problem depends on the level of the functional description, the set of implementation primitives, and the criteria of acceptability. Initially, we are examining a restricted form of synthesis. That is, we are concentrating on the problem of generating master-slave implementations from low-level register transfer specifications in which all memory elements are

specified. The combinational network between the memory elements must be generated and the entire function must be implemented with primitives from a specified set. Further, the implementation must satisfy given performance requirements and technology restrictions. We hope to determine the feasibility of interactive synthesis in this context, and the applicability of techniques of program analysis and optimization.

There has been much work on automating logic design and, although many effective tools have been developed to aid the implementer, synthesis is not considered commercially successful. Early work centered on developing algorithms for translating a boolean function into a minimum two-level network of boolean primitives. Extensions were developed for handling limited circuit fan-in and alternative cost functions [Bre72, Die71]. Because these algorithms search for minimal implementations they are necessarily exponential and require too much space and time to be used on most actual designs.

Later efforts attempted to raise the level of specification. The DDL work at Wisconsin [Dul68, Die71], APDL at Carnegie-Mellon University [Dar69], and ALERT at IBM [Fri68] all began with behavioral specifications and produced technology-independent implementations in the form of boolean equations. The results were usually more expensive than manual implementations and did not take advantage of the target technology. For example, the ALERT system was validated on an existing design, the IBM 1800, and the implementation produced required 160% more circuits than the manual design [Fri70].

In attempts to generate more efficient logic and to give the user more control over the implementation, other strategies were tried [Sch62, Mes68, Hu73]. These constrain the specification language so that there is nearly a one-to-one correspondence between the specification and the implementation. Of course, this constraint also decreases the advantage provided by the system.

The RT-CAD project at Carnegie-Mellon [Sie76] has developed tools to support the total machine design process from architectural design to physical layout. So far, some tools have been demonstrated for the early part of the design cycle, but the total system is not yet complete [Bar73, Tho77, Seo78, Haf78]. There is also an effort in Japan to develop a system to help a designer translate an existing SSI or MSI implementation into LSI [Nak78].

Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission.

#### A New Approach

The system we propose is not intended to be a completely automatic replacement for the manual design process. Instead, it is an interactive system in which the user operates on a logic design at several levels of abstraction. He can simplify an implementation at one level, and when satisfied can move to the next level. He does this by applying transformations, either locally or globally, to achieve the simplification or refinement. By being able to operate on the implementation at several levels, the user can often make a change at one level that will cause a great simplification at a lower level.

Our approach differs from previous efforts in other respects. We see the logic synthesis problem as one of finding a feasible (not an optimal) implementation: a network of primitive boxes that satisfies a large number of constraints. These include timing constraints, a restricted library of primitives, driver requirements, clock distribution rules, fan-in and fan-out constraints, rules for testability (LSSD), and switching currents, in addition to limits on gate count and I/O pins. Though previous attempts have considered some of these factors, most have been limited to technology-independent transformations and have not given full consideration to all the requirements and restrictions placed on the logic designer today.

We are also attempting to limit our transformations to local changes that do not require exponential time or space. If we are successful then our approach may scale up to handle larger VLSI chips. Previous efforts have relied on algorithms that do not scale to realistic problems.

In designing a system to apply these transformations, we have been influenced by the design of optimizing compilers that translate a higher level description into a low level implementation through several intermediate levels, which are convenient for analysis and optimization. Similarly, we first convert a specification in a hardware description language to a network of typed boxes: ANDs, ORs, NOTs, memories, parity checkers, etc. We then allow transforms to be applied to this network to move the design closer to one that can be implemented in the available primitives of the target technology.

Our initial task is to identify the factors that influence a designer, to develop local transformations for altering these factors, and to learn how to apply these transforms (globally or at specific points) to generate implementations in an actual target technology. If these efforts are successful we could expect shorter hardware development times, lower development costs, and fewer errors since we will show that the transformations preserve the specified function.

#### A System for Logic Synthesis

The principal input to a synthesis system is a functional description of the logic to be implemented. We accept this description in a language similar in level to CDL [Chu65], and transform it into a network of boolean functions, memories, inputs, and outputs in a straightforward manner. Initially, we are considering functions implemented by a single

chip. Therefore, we require an interface description giving the polarities of the inputs available and the outputs required, and the sources and destinations of inputs and outputs -- information needed to assign receivers and drivers. Information is also needed about the target technology and its design rules, describing the primitives available, the fan-in and fan-out requirements, and the timing constraints. This information is held in a technology file.

The analysis involved in logic synthesis takes place at several levels of abstraction. Transformations such as identification of common sub-expressions will be appropriate at every level, while simultaneous switching could be more conveniently analyzed at a high level (where registers and decoders are easily recognizable) and timing analysis at a lower level (where the real hardware primitives are available). At each level the description will be in terms of primitives of that level, such as registers, shifters, and decoders or at a lower level shift register latches, and-inverts, and dot-and's. These primitives will have two interpretations: a set of properties convenient for analysis, and an implementation (possibly parametric) in terms of lower level primitives. This is in contrast to a "macro" approach where the only meaning of a box is its expansion in terms on the lowest level primitives.

Figure 1 shows the organization of the logic synthesis system. The inner box delimits the concern of this paper. Its inputs are the register transfer specification, the interface constraints, and the design rules which apply to the target technology. The output is a detailed implementation in terms of the primitives of the target technology, which is submitted to placement and wiring. Though gate and pin restrictions and rough timing constraints should have been enforced by the transforms, some violations of these may be apparent only after placement and wiring are complete. The loop back into the synthesis system permits other attempts at synthesis, either with adjusted design rules and technology parameters or with different user input, until a wireable implementation is achieved.

RCL000178

#### An Experiment

To investigate the feasibility of the approach to synthesis outlined above, we conducted an experiment with a chip of an existing processor. This chip had been specified at the functional level and then implemented by engineers. The existence of the engineers' implementation of the chip allowed us to compare the two implementations and to study the differences. The transforms of the experiment were performed initially by hand and later by our prototype system, as a first step in learning how logic design in this context is done and what parts of it are amenable to automatic methods.

The initial description used as input to this experiment was similar to a CDL [Chu65] description. It specified the function that was to be implemented by a single chip, the function's inputs and outputs, and, importantly, each memory element that is to appear in the final implementation. For generating a technology-specific implementation, moreover, additional information about the inputs and outputs will be needed: polarity of inputs available, polarity of outputs re-




Figure 1. The Logic Synthesis System

RCL000179

quired, source of inputs and destination of outputs (for receiver and driver requirements), and frequency of change of inputs (to determine timing requirements). This information is part of an interface specification separate from the functional description and used later in the sequence of transformations.

Also required for the synthesis system is information about the target technology, either in a technology file or built into the transformations. In this experiment a logic chip is a masterslice design with 96 I/O pins and 704 sites, equally divided between 3- and 4-input NAND gates. The designer, however, also uses macro-like definitions of higher level boxes made up of these NAND gates. In addition, the technology file contains restrictions on the use of the primitives and macros, fan-in and fan-out requirements, timing constraints, and clocking and powering rules.

An important part of our approach is an "internal form" that is capable of representing the implementation at different levels of abstraction. Our system to support logic synthesis makes use of a graph-like internal data structure for storing the implementation as it progresses from the higher-level description to its final form, and transformations operate on this graph. All descriptions are synchronous models of hardware: there is an implicit clock and on each 'tick' the state of the machine is defined. The computation of the next state and outputs in terms of the current state and inputs proceeds between the ticks. There is a single organizational component: the 'box'. A box has input and output terminals which are connected by wires to other boxes. Each box also has a type, which may be primitive or may reference a definition in terms of other boxes. Thus a hierarchy of boxes can be used, and an instance of a high-level box such as a parity box can be treated as a single box or expanded into its next level implementation when that is desirable.

### The Initial Implementation

The first step is to translate the functional specification into a network of high-level functions to form an initial, naive implementation. The difficulty of this task depends on the level of the functional specification. In our case local implementations of each specification language construct are substituted in a straightforward fashion. While the resulting initial implementation is in some cases extremely naive, the generator of this implementation is simple, which reduces the task of insuring that it produces correct implementations.

### The Transformations

A library of transformations, which can be applied to the initial implementation or any implementation, is available. Not all transforms are applicable at every level, and there is some choice in selecting a particular application sequence. It is here that the interaction with the user is most important. Figure 2 summarizes the sequence of transforms used in this experiment; the application sequence might be very different in other experiments. Our hope is that after further experimentation we will find a set of transformations and an application sequence that produce acceptable implementations for a large class of chip specification with little or no user intervention.

We have made some decisions in ordering of the transforms. For example, there are three simplification steps shown in Figure 2. One might question whether simplification both before and after the generation of NANDs is necessary. The inclusion of both steps reflects a tradeoff between applying transforms as early as possible to reduce the size of the network to which later transforms are applied, and having fewer transforms. Another tradeoff exists in the writing of transforms themselves. For reasons of efficiency one might write one transform so that it called another after making a change which suggested that the other transform would apply. On the other hand, this makes the individual transforms more complicated and less flexible.

The synthesis process is an alternating sequence of descriptions and transformations. These intermediate descriptions and the transforms used to produce them are summarized below:

**Level 1.** The starting point is a naive implementation generated from the functional description in a straightforward fashion. In our example this is a network of 183 boxes (e.g. AND, OR, REGISTER, and PARITY). Box count is only one measure and is listed here merely to give the reader a feel for the effect of the various transforms.

**Level 2.** Here simple local transformations are applied to the initial implementation and substantially reduce the number of boxes. Examples of the transforms used are:

$\text{AND}(a, \text{NOT}(a)) \rightarrow 0$   
 $\text{OR}(a, \text{NOT}(a)) \rightarrow 1$   
 $\text{OR}(a, \text{AND}(\text{NOT}(a), b)) \rightarrow \text{OR}(a, b)$   
 $\text{XOR}(\text{PARITY}(a_1, \dots, a_n), b) \rightarrow \text{PARITY}(a_1, \dots, a_n, b)$




Figure 2 The steps of the synthesis experiment

These transformations, as well as the initial generation, may introduce constant inputs 0 and 1 for boxes, and may generate several copies of a box. Transformations are applied to eliminate these through constant propagation and common subexpression elimination, techniques borrowed from optimizing compilers. These changes, in turn, may produce boxes which have either no inputs or no outputs. These are successively removed in a technique analogous to unreachable code elimination. As a result of these steps the implementation is reduced to 83 boxes.

RCL000180

Level 3. The AND, OR, NOT, and most other operators of the initial description are replaced by NAND implementations. These transformations are local and may introduce unnecessary double NANDS that will be eliminated later. Also idealized senders and receivers are installed at the chip interface. Some higher-level operators such as EQ and PARITY are not replaced now but will be expanded later. At this point the implementation contains 174 boxes.

Level 4. Simplifying transforms are applied to each signal in the network. These transforms are local in that they replace a small subgraph of the network (usually five boxes or fewer) by another subgraph which is functionally equivalent but simpler according to some measure. They are used throughout the network until no more apply. Elimination of "double negation", a sequence of two single-input NANDs, is the transform most used at this step. This and another gate-reducing transform are shown in Figure 3.

When the nand transforms are applied globally the reduce the number of boxes to 158. However, a designer would notice that one signal network that is still overly complex. On close examination he would find that the fan-out of intermediate signals prevents the transforms from applying. He can intervene at this point, eliminate the fan-out by introducing duplicate logic, and reapply the transforms to further reduce box count and path length. Final box count is 153.




Figure 3 Examples of NAND Transformations

Level 5. At this level the first technology-specific transforms are applied. Specific networks of gates in the target technology are selected to implement the NANDs, idealized registers, drivers, and other boxes present in the previous level. Some manipulation may be necessary to match the fan-in of the actual primitives with that of the "idealized" boxes. Also the number of control and data lines of the idealized registers might exceed those actually available, and necessitate the generation of additional logic. The logic at this level is in terms of primitives used by the engineers in their implementations, but may not obey all timing, fan-out, and other technology restrictions. In some cases this is a many-to-one mapping, and the resulting size is 93 boxes.

Level 6. Up to this point the latches are assumed to be clocked by an implicit clock. Now that actual latches have replaced the idealized registers, actual clock signals must be attached. The technology file contains the rules for distributing the clock to the latches. The implementation now contains 134 boxes.

Level 7. At this point the higher-level operators such as PARITY are expanded in terms of the hardware primitives. The definitions of these boxes will have been synthesized themselves, either by hand or with automatic aid. For example, the two input EQ function can be replaced by a network of three NAND gates realized in the technology. After expansion there are 192 boxes.

Level 8. Replacement of boxes by lower level primitives may make further gate-saving simplifications possible, especially at the "borders" of the expansions and the previously existing logic. Technology-specific analogs of some of the transforms of Level 5 may be applied. Also, wired (dot) ANDs may be introduced if allowed by the technology; they may be used to eliminate gates if the inputs to a NAND-realized AND are not used elsewhere. The simplified implementation contains 159 boxes.

Level 9. The technology may specify a maximum and minimum number of gate delays allowed between latches. Though complete timing analysis may not be possible until after placement and wiring, some guidelines can be enforced by transforms at this level, by adding gates to short paths or by reducing numbers of levels to shorten long paths. Information about whether input signals change rapidly enough to make their delays critical, supplied with the chip interface information, may be used to avoid unnecessary delays. After this adjustment there are 188 boxes.

Level 10. The fan-out of each signal is adjusted to conform to the technology constraints, represented by inequalities in the technology file. Power requirements may require the source box of a signal with fan-out exceeding these limits to be duplicated to reduce this fan-out. In our experiment the box count remained at 188. While the 188 generated boxes are primitives for designers, they are in fact macros requiring several master-slice gates for implementation. The fully expanded implementation nearly fills the chip.

RCL000181

## Results

The synthesized chip was compared with the existing implementation, and no significant differences were detected. In fact the synthesized implementation used five fewer gates than that of the engineer, and satisfied all technology constraints. An example of the differences was that two unnecessary delays included by the engineer were omitted in our synthesis. Another difference was in the use of dot ANDs. Considering that the experiment involved a single chip, that we had access to the manual implementation, and that we selected the order of application of transforms, it should not be a surprise that the two implementations were in such close agreement.

## Future

During the coming year we plan to continue the development of the prototype synthesis system and to use it in conducting further experiments. We plan to look at more ambitious chips -- chips that have required minimization or that have caused long path problems, when implemented manually. We may find that additional user direction will be necessary. This may require additional measures and transforms, but our hope is that new chips will not always require additional transforms and that we can begin to develop sequences of transforms and higher-level transforms that will make the total task more automatic. In addition, we will explore:

- multi-chip synthesis -- starting with a functional specification that requires several chips, developing additional measures and transforms that will trade resources across chip boundaries.
- alternative technologies -- looking at the sensitivity of synthesis to alternative technologies and determining how the synthesis system could respond to changing technology.
- engineering changes -- examining how such a synthesis system could respond to EC's where minimum, local changes are highly desirable.
- transform specification -- looking at how transforms could be described at a high level and compiled for efficient application.
- transform correctness -- considering what properties should be proved of transforms such as function preserving or power decreasing, and demonstrating how such proofs can be accomplished.

## Summary

We are in the midst of taking what we believe is a new approach to the old problem of logic synthesis and are encouraged by our preliminary experiments. We have built a prototype synthesis system that allow us to perform more ambitious experiments to validate our approach. Our hope is that computationally manageable techniques based on local transformations can be applied to improve naive implementations to acceptable ones. This could greatly shorten processor development and validation times.

## Acknowledgements

We would like to thank William van Loos for many helpful discussions on master-slice chip design. Also Leonard Berman, Louise Trevillian, and Thomas Wanuga have made valuable contributions to the design and implementation of the prototype synthesis system.

## References

- [Bar73] Barbacci M, "Automated Exploration of the Design Space for Register Transfer Systems", PhD Thesis, CS Dept., Carnegie-Mellon University, 1973.
- [Bre72] Breuer M A (Editor), *Design Automation of Digital Systems*, Prentice-Hall, 1972.
- [Chu65] Chu Y, "An ALGOL-like Computer Design Language", *Communications ACM*, Oct 1965.
- [Dar69] Darringer J A, "The Description, Simulation, and Automatic Implementation of Digital Computer Processors", Ph.D. Thesis Carnegie-Mellon University 1969.
- [Die71] Dietmeyer D L, *Logic Design of Digital Systems*, Allyn and Bacon, 1971, 1978.
- [Dul68] Duley J R, "DDL -- A Digital Design Language", Ph.D. Thesis, University of Wisconsin 1968.
- [Dul69] Duley J R and D L Dietmeyer, "Translation of a DDL Digital System Specification to Boolean Equations", *IEEE TC Vol C-18*, April 1969.
- [Fri68] Friedman T D and S C Yang, "Methods used in an Automatic Logic Design Generator(ALERT)", *IEEE TC Vol C-18*, July 1968.
- [Fri70] Friedman T D and S C Yang, "Quality of Design From an Automatic Logic Design Generator(ALERT)", *Proc. 1970 Design Automation Conference*.
- [Haf78] Hafer L J and A C Parker, "Register-Transfer Level Digital Design Automation: The Allocation Process", *Proc. 15th Design Automation Conf.*, 1978.
- [HM73] Hill F J and G R Peterson, *Digital Systems: Hardware Organization and Control*, Wiley, 1973.
- [Mes68] Mesztenyi C K, "Computer Design Language Simulation and Boolean Translation", TR68-72, CS Dept., Univ. of Maryland, 1968.
- [Nak78] Nakamura S et.al., "LORES - Logic Reorganization System", *Proc. 15th Design Automation Conf.*, 1978.
- [Sch62] Schorr H, "Toward the Automatic Analysis and Synthesis of Digital Systems" Ph.D. Thesis, Princeton, 1962.
- [Sie76] Siewiorek D P and M R Barbacci, "The CMU RT-CAD System -- An Innovative Approach to Computer Aided Design", *Proc. AFIPS Conf. Vol. 45*, 1976.

RCL000182



---

[Sno78] Snow E A, "Automation of Module Set Independent Register-Transfer Level Design", PhD Thesis, EE Dept., Carnegie-Mellon University, 1978.

[Tho77] Thomas D E, "The Design and Analysis of an Automated Design Style Selector", PhD Thesis, EE Dept., Carnegie-Mellon University, 1977.



PTO - 948  
(Rev. 8-82)U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICE

ATTACHMENT TO PAPER NUMBER	3
S.N.	143821

GROUP 234

## NOTICE OF PATENT DRAWINGS OBJECTION

Drawing Corrections and/or new drawings may only be submitted in the manner set forth in the attached letter, "Information on How to Effect Drawing Changes" PTO-1474.

- A. ☒ The drawings, filed on 1-13-88, are objected to as informal for reason(s) checked below:

- |   |  |
|---|--|
| 1. <input type="checkbox"/> Lines Pale.   | 11. <input type="checkbox"/> Parts in Section Must Be Hatched.   |
| 2. <input type="checkbox"/> Paper Poor.   | 12. <input type="checkbox"/> Solid Black Objectionable.  |
| 3. <input checked="" type="checkbox"/> Numerals Poor. (FIG 1, 3, 7, 8, 11, 12, then 15) | 13. <input type="checkbox"/> Figure Legends Placed Incorrectly.  |
| 4. <input type="checkbox"/> Lines Rough and Blurred.                                    | 14. <input type="checkbox"/> Mounted Photographs.  |
| 5. <input type="checkbox"/> Shade Lines Required.                                       | 15. <input type="checkbox"/> Extraneous Matter Objectionable.<br>[37 CFR 1.84 (1)]   |
| 6. <input type="checkbox"/> Figures Must be Numbered.                                   | 16. <input type="checkbox"/> Paper Undersized; either 8 1/2" x 14",<br>or 21.0 cm. x 29.7 cm. required.  |
| 7. <input checked="" type="checkbox"/> Heading Space Required.<br>2" at TOP             | 17. <input type="checkbox"/> Proper A4 Margins Required:<br><input type="checkbox"/> TOP 2.5 cm. <input type="checkbox"/> RIGHT 1.5 cm.<br><input type="checkbox"/> LEFT 2.5 cm. <input type="checkbox"/> BOTTOM 1.0 cm. |
| 8. <input type="checkbox"/> Figures Must Not be Connected.                              | 18. <input checked="" type="checkbox"/> Other: ZIP-A-TONE<br>NOT ACCEPTABLE<br>FIG 10<br>FIGURE LEGENDS TOO SMALL<br>JAGGED LINES ARE<br>NOT ACCEPTABLE<br>FIG 4, 5,   |
| 9. <input checked="" type="checkbox"/> Criss-Cross Hatching Objectionable.<br>FIG 1C    |  |
| 10. <input type="checkbox"/> Double-Line Hatching Objectionable.                        |  |

- B. ☒ The drawings, submitted on 1-13-88, are so informal they cannot be corrected. New drawings are required. Submission of the new drawings MUST be made in accordance with the attached letter.

RCL000184

#  
4

*TP05* **PATENT**  
IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re: Hideaki Kobayashi and  
Masahiro Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
For: KNOWLEDGE BASED METHOD AND  
APPARATUS FOR DESIGNING  
INTEGRATED CIRCUITS USING  
FUNCTIONAL SPECIFICATIONS

Group Art Unit: ~~236~~ *234*  
CLASS 280

The Honorable Commissioner of  
Patents and Trademarks  
Washington, D.C. 20231

January 17, 1989

**POWER TO INSPECT**

Sir:

Please permit Robert L. Smith, or his representatives,  
to inspect the above-entitled application, and to make copies of  
any of the papers that they may desire.

Respectfully submitted,

*Raymond O. Linker, Jr.*  
Raymond O. Linker, Jr.  
Registration No. 26,419

Bell, Seltzer, Park & Gibson  
Post Office Drawer 34009  
Charlotte, North Carolina 28234  
(704) 377-1561  
ROLjr:klc  
Our File 3868-2

89 JAN 19 PM 5:35  
COMMUNICATIONS SECTION

RCL000185



#5

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

H. Kobayashi & M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
For: *Knowledge Based Method  
and Apparatus For Designing  
Integrated Circuits Using  
Functional Specifications*

Group Art Unit: 234

Examiner V. Trans

April 18, 1989

The Honorable Commissioner of  
Patents and Trademarks  
Washington, DC 20231

RECEIVED

APR 24 1989

CITATION UNDER 37 CFR 1.97

GROUP 230

Sir:

Attached is a form PTO-1449 listing several documents which may be considered material to the examination of the above identified application. A copy of each cited document is also enclosed. It is requested that these documents be considered by the Examiner and officially made of record in accordance with the provisions of 37 CFR 1.97 and Section 609 of the MPEP.

Respectfully submitted,

A handwritten signature in cursive script, reading "Raymond O. Linker, Jr.".

Raymond O. Linker, Jr.  
Registration No. 26,419

Bell, Seltzer, Park & Gibson  
Post Office Drawer 34009  
Charlotte, North Carolina 28234  
Telephone: (704) 377-1561  
Our File No. 3868-2  
ROLjr:lma

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to Commissioner of Patents and Trademarks, Washington, D.C. 20231, on April 18, 1989.

Raymond O. Linker, Jr.  
Reg. No. 26,419  
April 18 89  
Date of Signature

RCL000186

Sheet 1 of 1

Form PTO-1449		U.S. Department of Commerce Patent and Trademark Office		Atty. Docket No. 3868-2		Serial No. 143,821	
LIST OF DOCUMENTS CITED BY APPLICANT (Use several sheets if necessary)				Applicant Hideaki Kobayashi & Masahiro Shindo			
				Filing Date January 13, 1988		Group 234	
U. S. PATENT DOCUMENTS							
Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate	
AA							
AB							
AC							
AD							
AE							
AF							
AG							
AH							
AI							
AJ							
AK							
FOREIGN PATENT DOCUMENTS							
	Document Number	Date	Country	Class	Subclass	Translation Yes No	
AL							
AM							
AN							
AO							
AP							
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)							
V	AR	✓ Trevillyan - Tricksey, H., <u>Flamel: A High Level Hardware Compiler</u> , IEEE Transactions On Computer Aided Design, March 1987, pp. 259-269 14					
V	AS	Parker et al., <u>The CMU Design Automation System - An Example Of, Automated Data Path Design</u> , Proceedings Of The 16th Design Automation Conference, Las Vegas, Nevada, 1979, pp. 73-80 14					
	AT	RCL000187					
EXAMINER V. TRANS				DATE CONSIDERED 6/30/89			

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN L. CAD-6, NO. 2, MARCH 1987

Ref #2 259

# Flamel: A High-Level Hardware Compiler

HOWARD TRICKEY, MEMBER, IEEE

**Abstract**—This paper describes the design and implementation of a high-level hardware compiler called *Flamel*. Ordinary Pascal programs are used to define the behavior required of the hardware. *Flamel* undertakes to find parallelism in the program, so it can produce a fast-running implementation that meets a user-specified cost bound.

A number of program transformations create sections of code with more parallel computations than the original program has. A novel feature of *Flamel* is a method for organizing the search for the transformations that best satisfy the goal. Another new algorithm is one for "expression height reduction": rewriting an ensemble of expressions using algebraic properties in order to compute the expressions faster.

An implementation of *Flamel* has been completed. The output is a description of a datapath and a controller, and at a sufficient level of detail so that good area and execution time figures can be estimated. On a series of tests, *Flamel* produces implementations of programs that would run 22 to 200 times faster than an MC68000 running the same programs, if the clock cycles were the same. The tests also show that a wide range of time-area tradeoffs are produced by varying the area constraint.

## I. INTRODUCTION

MUCH OF THE early work in hardware synthesis took hardware descriptions that were mostly *structural*, meaning that the input described the architecture of the required system and the synthesis systems instantiated that architecture in some technology. More recently, it has become feasible to build compilers that accept *behavioral* descriptions, where the input simply describes what the required system needs to do. Such compilers need to choose an architecture; after that, the techniques developed for the structural synthesizers can be used. This paper describes a behavioral hardware compiler called *Flamel*.

A typical way of describing behavior is to write a program in an ordinary computer language, with some convention as to how to communicate with the "outside world." Roughly speaking, the required system needs to act the same way across the communication channel that the program does. The hardware compiler can rearrange the program and have calculations done in parallel, so long as the proper values are written to the outside world at the proper times. Some examples of compilers that operate this way are: the CMU-DA project [1], particularly the Design Automation Assistant [2], [3] portion; Arsenic [4];

Manuscript received February 16, 1986; revised November 12, 1986. This work was done while the author was at Stanford University. Supported by DARPA contract N00039-83-C-0136.

The author is with AT&T Bell Laboratories, 600 Mountain Ave., Murray Hill, NJ 07974.

IEEE Log Number 8612997.

<sup>1</sup>After a medieval alchemist said by some to have achieved the "Great Work" of gold-making.




Fig. 1. Flamel's operation.

the USC Design Automation project [5]; the AT&T Bell Labs VLSI Design Automation Assistant [6]; and SC [7]. There are some similarities between *Flamel* and these other systems. The thing that distinguishes *Flamel* from the others is extensive modification of the input program, together with an algorithm for deciding which modifications yield the fastest-executing chips while meeting a user-supplied cost constraint.

An overall picture of *Flamel*'s operation is shown in Fig. 1. The user provides a Pascal program together with execution frequency counts for a typical execution of the input program. The other user input is a number saying roughly how much hardware is allowed. The output is a design for hardware that will perform the same function as the Pascal program.

## II. THE COMPILATION PROBLEM

The problem that *Flamel* attempts to solve is:

Given a program  $P$ , find a hardware implementation with the same external behavior as  $P$ . The implementation should minimize the execution time of the implementation running on typical data, while meeting a user-supplied constraint on the cost of the hardware implementation.

This section will define *hardware implementation* and *external behavior*, and explain how *Flamel* estimates execution time and hardware cost.

### A. Hardware Model

The general model for a circuit produced by *Flamel* is that of a synchronous digital machine consisting of a *datapath* and a *controller*. The datapath consists of *functional units* (ALU's, adders, registers, I/O pads, etc.) interconnected by busses. Functional units source, sink, hold, and operate on data words, where a word contains some number of bits. A given bus may receive data from and give data to several functional units. This means that

multiplexers may be needed on functional unit inputs and outputs in order to regulate the bus traffic. Note that this model allows anything on the spectrum between global busses and dedicated connections. Collectively, functional units and busses are called *resources*.

The controller is a finite-state machine. The inputs to the machine come from the datapath's functional units—information like the low-order bit of a register or the status bits of an ALU. The outputs control the datapath, setting the function for multifunction units, and determining multiplexer selector settings.

It is useful to impose a structure on the finite-state machine. Flamel builds a machine consisting of *blocks*, where each block is what would be called "straight-line code" in an ordinary compiler. (Sometimes the term "block" is used in hardware literature to denote a sub-circuit, but we don't use the term in that sense. A Flamel block is not usually implemented as a distinct circuit, but rather, as some portion of microcode memory.) There are a fixed number of *cycles* in a block, and a block always executes each cycle in turn so that it finishes some fixed, data-independent time after it is entered. Some of the operations in a cycle might be done only conditionally, so it is not quite like "straight-line code" in that sense. When a block finishes, it passes control to another block (*activates* it), perhaps using a datapath output to choose among several possibilities.

Given a hardware implementation for a program  $P$ , Flamel tries to optimize the *estimated running time* of  $P$ , denoted  $T(P)$ . For a block  $B$ , let  $\text{freq}(B)$  be a *frequency count*: an estimate of how many times the block executes in a typical run of the input program. That number is derived from data that the user must supply (described below). Also, let  $H(B)$  be the number of cycles required to execute block  $B$ . Then

$$T(B) \stackrel{\text{def}}{=} \text{freq}(B) \times H(B)$$

and  $T(P)$ , the time for a whole program, is

$$T(P) \stackrel{\text{def}}{=} \sum_{B \in \text{bbs}(P)} T(B)$$

where  $\text{bbs}(P)$  is the set of blocks implementing  $P$ . Typically, the user runs the (software) program on sample input data, and uses a profiling tool to find out how often each statement executes. If those numbers are used to derive the  $\text{freq}(B)$  values, then  $T(P)$  will be the number of cycles that the Flamel-generated chip will need to execute when presented with the same input data.

The cost of a hardware implementation for a program  $P$ , denoted  $C(P)$ , depends on the implementation technology. The prototype Flamel is targeted to a VLSI implementation, and  $C(P)$  is an estimate of the chip area. We adopt a layout scheme that has found some success in other projects: both MacPitts [8] and Shrobe's datapath generator [9] used a bit slice architecture. The functional units are arranged in a vertical line and the busses run in between each bit of the units. The busses needn't run the

full length of the line—only as far as necessary. Thus, you get the effect of several local busses sharing the same routing track.

Flamel's current output describes a data path by naming the functional units in the order they appear, and the busses with their attachments. Flamel has a table with the height of each possible functional unit (assuming pre-designed cells), and other data such as the width of all the cells, and the height and width increments incurred by additional wiring tracks. From that, it is possible to make a very good estimate of the area of a bit slice. The output also describes a controller, by giving the states and transitions of a finite-state machine. There are other programs that generate VLSI layouts for the controllers (SLIM [10], and a *regular expression compiler* [11]), but the prototype Flamel doesn't get feedback on how big the controllers might be, so the controller area isn't included in its cost estimate.

#### B. Pascal as a Behavior Specification Language

The input to Flamel is a Pascal program. Suppose that a statement like "read( $x$ )" is executed at some point during the running of the input program. Then the hardware implementation should have an input port with enough pads to read all the bits of  $x$ ; a value for  $x$  will be read at some point during the running of the chip. Similarly, a statement like "write( $x$ )" implies an output port in the hardware implementation.

A hardware implementation of a Pascal program will be *valid* if the following is true:

Given any set of input data, the program and the hardware implementation must do I/O in the same order, and with the same values.

It is convenient to allow more than one value to be read or written in a single cycle. Flamel uses this convention: a statement like "read( $x, y$ )" means that the hardware implementation should read  $x$  and  $y$  at the same time. Thus, there need to be two input ports in such a case. For reads that aren't to occur simultaneously, only one port need be provided (in analogy to one input stream for a software program). A similar convention holds for writes.

The prototype Flamel imposes some restrictions on the input programs.

- The program must be a single, parameterless, non-recursive procedure.
- The only datatypes allowed are: integer, boolean, char, and subranges and one-dimensional arrays of these.
- Multiplication, division, and mod are not allowed, except by constants that are powers of 2.

Only the first restriction requires much of an extension to the techniques developed for Flamel.

Flamel converts the input program into an internal form, dubbed *dacon* (the dataflow/control-flow). Some proper-

tics of dacons need to be explained before Flamel's algorithms can be understood.

The dacon representation of a program is a combination of two data structures commonly used in software compilers [12]. The program is divided up into *basic blocks*: sections of code with no jumps into or out of them except at the beginning and end. There is a *block graph* (often called a *flow graph*), whose nodes represent blocks and whose arcs represent the "transfers-control-to" relation. For each block, there is a *directed acyclic graph* (DAG) that gives the detailed calculations of the block. The nodes of the DAG are operators (*add*, *constant source*, *pad read*, *array element read*, etc.) and the edges carry values.

The reason for the name "dacon" is that the representation implies a hardware implementation where the blocks operate in a dataflow-like manner (i.e., calculations can be done as soon as input values are ready), but control passes between blocks as in ordinary programs.

One important feature of the dacon representation of a program is that the local nonarray variables of a procedure are not assumed to reside in fixed places. Instead, all the needed variables are passed from block to block. Some of the DAG leaves are *input shadow nodes*, representing the places where needed values are to be found. Some of the DAG roots are *output shadow nodes*, representing places where the values needed by the following block(s) are to be put. A block only has to pass a variable's value on if that value is *live* (potentially used by a direct or indirect successor block). Treating variables this way provides automatic register allocation, when combined with Flamel's resource allocation mechanism.

A complication with DAG's is the need to deal with execution order constraints. For instance, if the original source program has one read statement and then another, we are supposed to ensure that these happen in the hardware implementation. Similarly, a write to an array element  $a[i]$  and either a read or write of  $a[j]$  must occur in the same order as in the source program, unless we know that the subscripts can't be equal. The method for enforcing such constraints is to use special DAG edges called *control edges*. A control edge from node  $x$  to node  $y$  means that node  $x$  must execute before node  $y$  in any hardware implementation of the block.

There are many similarities between the dacon data structure and the "Value Trace" used in the CMU-D system [13]. Dacons have a better separation between control-flow and dataflow, and that seems to simplify the global optimization process. But the Value Trace is close enough that it could probably have been used instead.

### III. CHOOSING THE BLOCK STRUCTURE

The initial dacon for a program is built by dividing the program into basic blocks—sections of code that are always entered at the beginning and exit only at the end. Now if you look at the calculations going on inside such a block, you find that sometimes there are operations that can be done simultaneously because neither depends on




Fig. 2. Flamel's block-level transforms.

the other, directly or indirectly, for inputs. Such operations constitute potential parallelism.

People have done empirical studies of the average amount of potential parallelism in a basic block of a typical high-level language program. It turns out that there isn't very much: typically, the studies show that the average "degree of parallelism" (number of operations done at any given time) is at most two or three [14]. Thus, a compiler that exploits only basic block parallelism isn't going to be able to produce a wide range of time/area tradeoff implementations.

Flamel's way out of this problem is to transform the dacon to make bigger blocks with more calculations in them. This turns out to yield impressive amounts of parallelism—usually a parallelism degree of five to ten.

#### A. Flamel's Block-Level Transforms

The five block-level transforms in Flamel's repertoire are shown in Fig. 2. Each creates a single block whose DAG is formed in a simple way from the DAG's of the original block(s).

**Linemerge**: Connect the outputs of  $P$  to the inputs of  $S$ .

**Altmerge** (Alternative merge): Attach both  $T$  and  $E$  to the outputs of  $P$ , and then use multiplexers controlled by  $P$ 's exit condition to choose the correct outputs to pass on to the common successor of  $T$  and  $E$ . If  $T$  or  $E$  have nodes with side effects (e.g., writing an array), those nodes need to be flagged so that they execute only when they should. There is also a variant where  $T$  or  $E$  is missing.

**Unroll**: Attach a copy of  $B$  to the outputs that lead to restarting the loop, and use multiplexers to choose the correct outputs (from the first or second body) to pass on to the loop's successor.

**Fullunroll**: Like unroll, but use as many copies as there are loop iterations (when that number is known at compile time).

**Tat-to-tab**: A "test-at-top" loop has two blocks, the top one testing to see if the bottom—the body—should execute. The unroll transforms only work on the one-block "test-at-bottom" loop, so this transform creates one by incorporating the test block at the end of the body block.



It is possible to define a formal notion of *computational equivalence* of dacons, and show that the above transformations preserve it [15].

As an example, consider the *mmult* procedure, which calculates  $ab \bmod n$ , given  $a$ ,  $b$ , and  $n$ . Fig. 3 shows the code and the initial block graph; the boxes surrounding sections of code show approximately what happens in each block. The first transformation on Fig. 3 might be an altmerge of blocks 3 and 4. That would produce a block that calculates  $s + a$  and  $s + a - n$  and passes one or the other along, depending on the concurrently calculated  $s + a \geq n$ . Then the newly-formed block could be line-merged with block 5. Further transformations could eventually produce one single block for the whole program.

#### B. The Transform Tree

The transformations introduced in the previous subsection are not particularly new. What is new in Flamel is a controlled way for deciding which transforms to apply. Central to the method is a data structure called a *transform tree*. The *transform tree* has the program's original basic blocks as leaves, and the internal nodes represent blocks that were formed during the transformation process. They are labeled with letters to say how they were formed from their children. For example, Fig. 4 shows the transform tree for *mmult*. (For the moment, ignore the numbers surrounding the blocks.)

The significance of the transform tree is that it succinctly represents the search space Flamel explores when it tries to decide on the block graph of the dacon it will implement. Conceptually, Flamel chooses the blocks to implement as follows:

Either choose the root block to implement, or choose implementations for its children (recursively) and connect them as dictated by the transformation-type label.

Choosing the implementation this way is very attractive, for two reasons. First, the total number of blocks examined is small—about twice the number of original blocks. And second, it avoids “local optimum” problems, where one stops transforming because any single extra transform worsens things, even though a worsening transform might be necessary to reach a global optimum.

For the most part, there is only one transform that can be done involving any given block. There are four exceptions to this, shown in Fig. 5. Flamel chooses the line-merge 1-2 in case (a), the altmerge in cases (b) and (c), and several unrolls before a fullunroll in case (d). The important case is (b); the choice there is based on the experience that a line-merge doesn't often increase the amount of parallelism, since the critical computation path in the predecessor block often connects to the critical path in the successor. At any rate, the line-merge can be done after the altmerge, resulting in the same blocks as if the transforms were done in the other order, so the disambiguation choice doesn't have a huge effect on the final transform tree.




Fig. 3. *mmult* and block graph.




Fig. 4. Transform tree for *mmult*.




Fig. 5. Ambiguous cases for transforms.

A problem is that, early in the transformation process, the graph may not look like Fig. 5(b), yet it may after some portion of the graph collapses into one block. To avoid doing the line-merge too early, Flamel only does line-merges when none of the other transformations apply to the second block. Flamel builds the transform tree assuming that fullunrolls can always be done, postponing the actual building of the DAG's for the transformed blocks. This tactic means that any dacon derived from a Pascal procedure that doesn't use goto's or case statements will be reduced to a single block, as evidenced by the relation between the Pascal compound statement forms and the transform patterns. Procedures that have goto's can still be handled by Flamel, but there may be less opportunity to find parallelism.

#### C. Choosing the Blocks

After the transform tree has been made, the next step is to pick the set of nodes that will be used in the dacon to



be implemented. Recall that the goal is to find an approximate solution to the *mintime*( $P, c$ ) problem—that of minimizing execution time while meeting cost constraint. The *mintime*( $P, c$ ) problem seems to be extremely difficult to handle, because each block will have its own cost-time tradeoffs. Flamel's method is to solve a simpler problem, called *rmintime*. Instead of meeting a cost bound, the implementation must meet a *resource* bound:

$$rmintime(P, R) \stackrel{\text{def}}{=} \min T(P), \quad \text{reses}(P) \subseteq R$$

where  $R$  is a set of resources,  $\text{reses}(P)$  is the set of resources used in the implementation of  $P$ , and the minimization is over all possible implementations. So a typical *rmintime* problem might be: find a minimum time implementation of program  $P$  that uses three ALU's, five registers, eight constants, and two I/O ports.

The great thing about the *rmintime* problem as opposed to the *mintime* one is that each block can be chosen independently. Since the blocks don't overlap execution,<sup>2</sup> resources can be reused from block to block, so that if each block meets the resource bound independently, then the whole program will.

Now Flamel's block-choosing method can be presented.

1. Use the cost bound  $c$  to derive a resource bound  $R$ . Flamel's current method is to allocate approximately equal portions of  $c$  to each of the resource classes: ALU, register, constant, bus. A typical cost for each of these resources is estimated and divided into the cost portion to get the number of each in  $R$ . The number of I/O pads and register files allowed is dictated by the program (we have no choice).

2. Build DAG's for the blocks represented by nodes in the transform tree. Use a method to be presented later to solve *rmintime*( $B, R$ ) for each block  $B$  and yield cost and time estimates for each block.

The DAG building proceeds bottom-up, using a post-order traversal of the transform tree. Don't bother building a DAG if the children blocks exceed the resource bound  $R$ , since such a DAG will almost certainly also exceed the resource bound. Also, a block may be unimplementable because it is a fullunroll of a loop that cannot be fully unrolled.

3. For each block  $B$  that meets the resource bound, calculate

$$\text{besttime}(B) = \begin{cases} T(B) & \text{if } B \text{ is a leaf} \\ \min \left( T(B), \sum_{C \text{ child of } B} \text{besttime}(C) \right) & \text{otherwise.} \end{cases}$$

This number represents the smallest total amount of time that will be spent in block  $B$  if the fastest implementation

is chosen. The "fastest implementation" uses either the DAG for  $B$ , or the fastest implementation (defined recursively) of its children. Let  $T(B) = \infty$  if  $B$  doesn't meet the resource bound.

4. Finally, reconstruct the dacon that yields the fastest implementation. Do this with a preorder traversal of the dacon that was left after building the transform tree (probably a single block). When visiting a node  $B$ , see if  $\text{besttime}(B) = T(B)$ ; if so,  $B$  should be part of the chosen dacon, so return without visiting the children. Otherwise, *undo* the transform that led to  $B$ : remove  $B$  from the current block graph and replace it with its children, interconnected as dictated by the transform type.

Fig. 4 gave the transform tree for *mmult*, derived by using the rules just given. If Flamel is given a large resource bound, then all of the blocks have DAG's built for them, and Fig. 4 shows the  $T(B)$  value<sup>3</sup> (on top) and estimated resource set (on bottom) for each node. The resource set is given by a string of the form  $w.x.y.z$ , where  $w$ ,  $x$ ,  $y$ , and  $z$  are the numbers of ALU's, registers, buses, and constants, respectively. For example, block 3 has a DAG that can be executed in three cycles, and thus  $T(B_3) = \text{freq}(B_3) \times H(B_3) = 8 \times 3 = 24$ ; and, Flamel estimates that one ALU, five registers, and five busses suffice to implement it.

Many people have proposed program transformation systems without a global strategy for deciding which transforms to apply. Such systems would probably get stuck in locally optimal configurations. In the *mmult* example, the 2-12L altmerge yields a slower block, but doing it enables the other transformations, yielding a final implementation consisting of the single block 20L. The final implementation chosen by Flamel will execute in 66 cycles versus 140 for the locally optimal implementation (blocks 1, 2, 12L, 11A, 8, 9).

The user can supply a cost bound, nominally the height of the bit slice, and Flamel derives resource bounds from that. A bound allowing only two ALU-class functional units will cause Flamel to omit trying to implement blocks 15-20, and the best-time block set satisfying the bounds turns out to be the locally optimal one mentioned earlier. Note that the cost bound only loosely defines the architecture. Flamel's resource allocation procedure chooses two adders, two shifters, and one ander for this example—it turns out to be cheaper than two ALU's.

#### IV. DAG TRANSFORMS

Flamel needs as a subroutine a method for solving the *rmintime* problem for blocks. Recall that the *rmintime* problem is to minimize the  $T(P)$ , the expected amount of time spent executing a program. For a block  $B$ ,  $T(B)$  is the product of the estimated block frequency and the number of cycles it takes to execute the block,  $H(B)$ . When working on a single block, we can equally well say that the *rmintime* problem is the minimize  $H(B)$ .

<sup>2</sup>At least, not in the prototype Flamel.

<sup>3</sup>The frequency values assume that the if tests are true half of the time.




Fig. 6. DAG for level compression.

More precisely, the problem is to take a DAG and decide in which cycle each node is to start performing its computation. The *schedule* needs to satisfy certain properties: a node must be scheduled no earlier than some specified delay after each of its predecessors, and the resource constraints have to be respected in each cycle. A further aspect to the problem is that certain transformations may be applied to the DAG, transformations allowed by the algebraic properties of the operators involved. This process is called *height reduction*, since the number of cycles used is the DAG height when all operators use one cycle to complete.

#### A. Height Reduction

The problem of reducing DAG height has been much studied in the special case where the DAG is a tree and the operator nodes are  $+$ ,  $-$ ,  $\times$ , and  $/$ . See Chapter 2 of Kuck's book [16] for a survey. Unfortunately, the restriction to trees makes those algorithms essentially useless for Flamel. Height reduction is only effective on large graphs, and the only large graphs created by Flamel are those created by loop unrolling. The DAG's of unrolled loops can be turned into trees by copying shared subexpressions, but they usually grow exponentially if that is done. Another problem with the published literature on height reduction is that it doesn't say how to deal with multiplexers.

Flamel incorporates a new height reduction algorithm, called *level compression*. The idea is to repeatedly pick some node in the DAG and shorten the distance between that node and the roots (sinks). Figs. 6 and 7 show how a node is *moved later*.<sup>4</sup> The numbers near the nodes in Fig. 6 are *contribution factors with respect to a*: informally, if an algebraic expression were written for the value calculated by a node  $g$ , the variable  $a$  would appear multiplied by the contribution factor of  $g$ . (Actually, contribution factors are defined inductively by saying that  $a$  has a contribution factor of 1, and giving rules of propagating contribution factors through nodes [15].) The move is accomplished by replacing  $a$  with 0 and adding compensating multiples of  $a$  according to the contribution factors at some level as late as possible. Fig. 7 shows the result; there is no height reduction here, but there would be in a




Fig. 7. DAG after level compression.

larger example, such as a block arising from loop unrolling. Flamel performs *constant folding*—simplifications due to some or all inputs to a node being constant—yielding a much simpler DAG from Fig. 7.

The method for choosing the node to move is basically: look for a node about halfway along a critical path (a path where all the time constraints are tight). As height reduction proceeds, certain nodes are *frozen* to prevent them from taking part in further reductions: nodes created for contribution calculations, nodes that contributions are added to, and nodes on paths from frozen nodes to sinks. Then nodes chosen for later moving must be about halfway along nonfrozen portions of critical paths. Without this freezing mechanism, the height reduction procedure usually cannot do better than approximately halve the original height. The moving process stops when there is no further height reduction or when the resource bounds are exceeded at some level. Care has to be taken to avoid doing transformations that increase the DAG height. For details, see Trickey [15].

One of the central methods of many parallelizing compilers is to examine loops to see if they have a special form, and then use one of a library of transformations to convert the loop into a more parallel form. For example, a *parallel prefix sum* calculation like

$$\text{for } i = 2 \text{ to } n \text{ do } a[i] \leftarrow a[i-1] + b[i]$$

has the form of a *linear recurrence*, and a technique such as Kogge and Stone's [17] can calculate all of the  $a[i]$  in  $O(\log n)$  time. If the loop contains an if statement, the method of Banerjee *et al.* [18] might be used. Flamel takes a different approach: rather than looking for special cases, all loop parallelization is done by loop unrolling followed by DAG height reduction. This approach yields the fastest possible calculation of the above loop, and it has the advantage that it would also work on a partially unrolled loop (for less parallelization when the cost bound dictates). It would also work if there were other calculations in the loop that were not in linear recurrence form, if those other calculations were not the bottleneck. Fig. 8 shows

<sup>4</sup>The nodes labelled "<n" mean "left shift n bits."

TRUCKEY: HIGH-LEVEL HARDWARE COMPILER




Fig. 8. Level compression height reduction on parallel prefix sum.

the result of level compression height reduction of the fully unrolled parallel prefix sum loop.

#### V. HARDWARE AND CONTROL GENERATION

After Flamel has chosen the dacon to implement, it needs to tackle the job of actually scheduling the nodes in all of the DAG's and assigning hardware resources to implement the operations and value transfers. Registers are resources, so register allocation occurs here too. In the prototype Flamel, only registers can hold values for more than one cycle, so registers are sometimes needed to hold intermediate values.

Flamel uses a method called *folding*, similar to a method used by Hitchcock and Thomas [19]. The basic idea is to start out with the *earliest possible* schedule and a resource assignment that gives every node its own functional unit and every edge its own bus. Then, pairs of resources that perform the same function, or could be generalized to perform the same function, are *folded* together into one resource if they aren't being used simultaneously. When there is a choice of pairs to fold, the pair yielding the best expected improvement in the hardware cost is chosen.

Flamel goes a step further than Hitchcock and Thomas. If there are no more possible folds, yet the estimated hardware cost is still more than the user allows, then Flamel *lengthens* the schedule: it chooses a pair of resources that could be folded if certain DAG operations didn't overlap in time, and then it forces those operations into different cycles by adding judicious control edges and rescheduling.

For an example of this resource allocation procedure consider the *mag* program shown in Fig. 9. This is a program for approximating  $\sqrt{a^2 + b^2}$ , translated from the MacPitts input given by Southard [20]. A comment follows the first statement of each basic block, giving the "frequency" fed to Flamel for that block. With no resource limit, Flamel chooses a single-block implementation for *mag*, with the DAG shown in Fig. 10. The rectangles with round ends are registers, added because none of the functional units have output buffers. Some nodes have multiplexers on their inputs (marked by lines across the top): the left or right input is used depending on whether the value shown feeding the end is 1 or 0, respectively. Each level of Fig. 10 will be a different cycle during execution. Notice how the two separate read statements have forced the pad reads (*in* nodes) to be on different levels.


Given the DAG of Fig. 10, the resource allocation procedure comes up with the hardware resources shown in Fig. 11: input pad, three registers, negator, adder/sub-

```

procedure mag;
var a, b, aab, bab, g, l, sqs, res: integer;
begin
  read(a);
  read(b);
  if (a < 0) then aab := -a [5]
  else aab := a; [5]
  if (b < 0) then [1]
  else bab := b; [5]
  if (aab > bab) then [1]
  begin
    [5]
    g := aab; l := bab
  end
  else begin
    [5]
    l := aab; g := bab
  end;
  sqs := (g - g div 8) + l div 2; [1]
  if (g > sqs) then res := g [5]
  else res := sqs; [5]
  write(res) [1]
end;


```

Fig. 9. Flamel input for magnitude approximation.

Fig. 10. DAG chosen to implement *mag*.

tractor/comparator, constant source, barrel shifter, output pad, and four busses. Again, input multiplexers are shown as lines across the top, with choices controlled via control lines (not shown). As an example of folding, the *aab*, *bab*, *g*, and *sqs* registers of Fig. 10 have all been folded into the *other* register of Fig. 11, but Flamel's cost tables said it was cheaper to leave *a* and *b* in separate registers (connections to several busses are almost as expensive as registers). The DAG edges out of the pads, *aab*, *b*, and *g* were folded into the leftmost bus of Fig. 11 and the edges out of *bab*, *sqs*, and '-' were folded into the rightmost bus. Those bus connections helped determine that it was free to use the *other* register for *sqs*.

The final step is to generate description files for the datapath and controller. Flamel uses an adaptation of Kernighan and Lin's heuristic procedure for partitioning graphs to choose the top-to-bottom ordering of the functional units in a bitslice [21]. The goal is to allow the

Fig. 11. Bitslice for *mag* datapath.

maximum amount of sharing of wiring tracks for busses. In the *mag* example, the ordering allows two short busses to share the track second from the left, and then keeps the rightmost bus as short as possible. The actual output isn't particularly interesting to look at. The datapath description file lists the resources in order, along with their particular capabilities and I/O multiplexers, and then the connections between busses and functional units. The controller description file lists for each block, cycle-by-cycle, what values are gated to and from what busses, and what the functional units do.

## VI. RESULTS

It is hard to characterize theoretically what a "typical" input program looks like, so theoretical results about Flamel's algorithms are hard to come by. For this reason, a prototype implementation has been produced.

How should the quality of Flamel's output be assessed? One way is to compare it with the output of other silicon compilers. Nearly all of the previous work similar to Flamel is not yet at the stage where results are being reported. The main exception to this lack of results is the work at CMU [1], [2]. Unfortunately, their test cases are things like general-purpose computer architectures; Flamel would certainly do rather poorly on such tests, since no attention has been paid to the details that are important for such tests. In particular, the poor support for bit manipulation in Flamel is fatal. Also, the programs for emulating general-purpose computers tend to be uninteresting from the point of view of global optimization, since the instruction fetch-decode-execute loop takes only a few cycles.

One thing is certain: a chip produced by Flamel better run considerably faster than an off-the-shelf microprocessor running the input program, because the microproces-

TABLE I  
SPEEDUPS: MC68000 EXTERNAL CLOCK CYCLES/FLAMEL CHIP CYCLES

	Most Serial	Basic Blocks	Most Parallel
minimum	4.3	9.9	22.7
maximum	14.5	28.4	217.2
median	11.1	13.1	43.5
average	11.7	15.9	47.8

sor will probably be cheaper, owing to economy-of-scale. At the time this research was begun, the Motorola MC68000 was a typical microprocessor, and the availability of a good Pascal compiler targeted to the MC68000 made it a natural microprocessor to compare with.

Each of the test programs was compiled with pc68, a Stanford-produced Pascal compiler that generates good code. It incorporates Chow's global optimizer [22]. The assembly listing of the generated code for each test was examined to calculate how many external clock periods an MC68000 would use in executing the program, given the same basic block frequencies that Flamel used in calculating execution time.

Some statistics about the ratio of MC68000 cycles to Flamel cycles are shown in Table I. The numbers show how many times faster a Flamel chip would be compared to an MC68000 if they were both clocked at the same rate. Of course, the MC68000 could probably be clocked faster than a Flamel chip because it was hand-tuned by experts. But a Flamel cycle need only be long enough to do a bus transfer followed by an add, so hand tuning could probably make a Flamel chip operate at a rate comparable to the MC68000. Even if the Flamel chip cycle were twice as long as that of the MC68000, the speedups are still good.

There were 15 test programs, chosen to be typical of code fragments that might appear in general-purpose software. The programs do things like bubble-sort, convert strings of digit characters to numbers, count words, implement a finite impulse response filter, and manage a hash table. The hash table program was the longest, about 70 lines. Complete listings can be found in Trickey [15].

The "most serial" column of Table I is what Flamel produced when asked to put only one noncopy operation in each cycle and not to do any block-level transformations. The "basic blocks" column is the most parallel possible implementation without doing block-level transformations. The "most parallel" column gives the fastest implementation Flamel could find.

One can see from the "most serial" column that an order of magnitude speedup is due simply to the fact that a Flamel chip doesn't have to fetch instructions and data from memory, and doesn't have to do address arithmetic. But the difference between the "most serial" and "most parallel" columns shows that when all of Flamel's techniques are brought into play, there are an average of 4.8 noncopy operations being done in parallel. The "most serial" implementation is similar to what would be achieved using a microcoded standard processor. An experiment

TABLE II  
DATA FOR SOME BENCHMARK IMPLEMENTATIONS

Test	Cycles	Datapath Area ( $\lambda^2 \times 10^3$ )	Controller Area ( $\lambda^2 \times 10^3$ )	Compilation Time (s)
presum	32	850	068	4.7
	30	1,051	063	4.7
	22	1,273	190	19.3
	12	1,462	138	14.5
	6	8,342	096	18.5
mag	3	8,342	086	21.1
	19	759	108	18.4
	13	878	104	19.0
mmult	9	867	082	18.1
	254	1,063	310	21.2
	100	2,029	185	16.9
	66	2,295	167	17.9
	66	2,314	1,267	462.3
hash	444	8,718	1,042	106.8
	246	10,171	1,067	103.1
	167	18,729	3,444	817.4

reported in Trickey [15] showed that a microcoded RISC architecture (MIPS [23]) would run in about as many cycles as a "most serial" Flamel chip.

One of the most interesting results of these tests is that there is hardly any parallelism available if no block-level transforms are done. Some previous attempts to parallelize ordinary programs have met with discouraging results, but those attempts didn't look for parallelism at more than a basic block at a time.

Let us now examine four of the benchmarks in detail, to see what time/area tradeoffs can be achieved. Table II contains data about some of the implementations that Flamel finds with different settings of the cost bound. *Mmult* and *mag* were given in Figs. 3 and 9, *presum* does the parallel prefix sum computation discussed at the end of Section IV, and *hash* is an expanded version of the hash table procedure in Kernighan and Plauger [24]. The areas are given in units of mega- $\lambda^2$ , where  $\lambda$  is half the minimum feature size. The nMOS cells used in the area calculations are similar to those used in Stanford's Information Systems Laboratory [25].

All of the *presum* implementations are given. It can be seen that Flamel achieves a wide range of time/area tradeoffs. The slowest implementation has a lengthened schedule in an attempt to meet the cost bound, and the fastest implementation uses a fully unrolled loop, height reduced. The intermediate cases had partial degrees of block transforms, loop unrolling, and height reduction. The table shows only some of the implementations for the other tests. The *mag* designs are similar to or better than those found by MacPitts, but MacPitts requires that the user change the input to get the different designs [20]. The author implemented *mmult* by hand; it was several times smaller than the comparable Flamel design, but the one implementation took several months to complete.

Another thing to notice from Table II is that the compilation time is reasonable. The times are given in CPU seconds on a VAX 11/780. Furthermore, Flamel would run much faster with more sophisticated data structures.

The areas estimated for the most parallel versions of the

test programs were almost all smaller than today's VLSI microprocessors. The exceptions were programs that could be made faster by making large, many-ported register files to implement some arrays. Much of the area required by *hash* is due to seven arrays, with a total of 343 entries. In most of those cases, tapped shift registers could have achieved comparable speedups at a fraction of the cost. A future version of Flamel should know how to use shift registers. If larger programs than the hash table manipulator were tried, the datapath area probably wouldn't grow too much unless more and larger arrays were used. Larger programs probably won't be able to have much more than the approximately five things going on at once that Flamel found in the test programs. On the other hand, the controller area would start to dominate if much bigger programs were tried. Flamel has to pay more attention to controller area than it does.

Some tests were run to see which of Flamel's techniques were most important in getting best speedup over the most serial implementation. Here are the average percentages of total speedup achieved when certain transformations were omitted:

- block transforms omitted: 26%,
- loop unrolling omitted: 40%,
- height reduction omitted: 71%.

See Trickey [15] for further statistics, including statistics about the efficacy of the cleanup transformations.

## VII. CONCLUSIONS

The results of running Flamel on test cases are encouraging. Respectable speedups can be found when a datapath with multiple functional units is used rather than a more standard architecture with a single ALU. Also, Flamel has shown itself capable of producing a wide range of implementations, so a user can quickly get many designs with different performance-area tradeoffs. While the emphasis in this work has been on custom VLSI for the implementation target, most of the techniques would apply equally well to gate array and standard cell implementations.

Compile time is the best time to schedule, when it works. This argument has been put forward by others [26], [27] as an answer to dataflow machines. A dataflow machine can be viewed as determining at execution time the operations that can be done in parallel, and scheduling them on available processing units. It also has to schedule the transfer of data to and from memory. All of this work is expensive in hardware. Furthermore, it appears to slow the rate at which individual processing elements can be supplied with operands. The result is that a lot of parallelism needs to be found in the executing programs before the dataflow machine beats a conventional processor.

Some parallelism can only be detected at execution time. For example, two array subscripts might depend on input data, so that one has to wait until execution time to determine whether certain calculations can be done simul-



taneously. It remains to be answered how much of this type of parallelism can be expected, but the results reported elsewhere [28], [29] show that at least a 5-10 times speedup can be expected from scientific programs, and the results of this work show that a 2-8 times speedup can be expected from general-purpose software.

Some of the contributions of this work are as follows.

- It has been shown that one easy-to-write behavior specification can generate a wide range of time/area trade-off implementations, with a bare minimum of effort required from the user. Up to now, general-purpose digital system design has been regarded as a domain where an expert is needed to either choose the architecture or at least to guide the choice.

- An adequate set of global (block-level) and local (DAG-level) transformations has been identified, along with a controlled method for applying them. It is easy to suggest optimizations to apply during silicon compilation—after all, most of them have long been known to the software compiler community. Others have done this, but none have given feasible methods for deciding which to apply and when. For instance, Kowalski's system incorporates a number of global optimizations, but the user has to decide by hand which to apply and when [2]. Flamel's dacon-choosing procedure is a step in that direction. Also, the optimizations described here have all been found to be useful in practice, since they were added on an as-needed basis.

- This is the first work to do extensive global optimizations at all; yet the results show that the global optimizations are crucial for extracting much parallelism from ordinary programs. (Fisher's trace scheduling [29] achieves a similar effect by scheduling at a global level; but he intends it for a fixed architecture).

- A height-reduction technique has been developed to work on DAG's rather than simply trees. The combination of the height-reduction technique and the other transforms yields results that subsume a number of specialized techniques used in vectorizing compilers.

- The prototype implementation revealed useful statistics on the relative cost and effectiveness of the proposed optimization techniques. For instance, it showed what size and speed might be expected from a Flamel-designed chip for various pieces of code. Also, the fact that Flamel runs reasonably quickly shows that a moderate amount of search (in dacon-choosing) is not out of the question.

There is a lot of room for improvement in Flamel. Trickey [15] discusses some ideas in a number of areas that deserve further investigation: 1) more than one procedure in the input program; 2) handling the timing of communication with the outside world; 3) pipelining, both at the operation level and the block level; 4) special implementations for arrays; 5) incorporating controller area into the costs.

#### REFERENCES

- [1] A. C. Parker, D. Thomas, D. Siewiorek, M. Barbacci, L. Hafer, G. Lieve, and J. Kim, "The CMU design automation system," in *ACM IEEE 16th Design Automation Conf. Proc.* (San Diego), 1979, pp. 73-80.
- [2] T. J. Kowalski, "The VLSI design automation assistant: A knowledge-based expert system," Ph.D. thesis, Carnegie Mellon Univ., 1984. Available as CMU Technical Report CMUCAD-84-29.
- [3] T. J. Kowalski and D. E. Thomas, "The VLSI design automation assistant: Prototype system," in *ACM IEEE 20th Design Automation Conf. Proc.* (Miami), 1983, pp. 479-483.
- [4] K. Palem, D. S. Fussell, and A. J. Welch, "High-level optimization in a silicon compiler," Tech. Rep. TR-215, Dept. of Computer Sciences, University of Texas, Austin, TX, 1982.
- [5] D. Knapp, J. Granacki, and A. C. Parker, "An expert synthesis system," in *Proc. of the Int. Conf. on Computer Aided Design*, ACM and IEEE, 1983, pp. 419-424.
- [6] T. J. Kowalski, D. J. Geiger, W. H. Wolf, and W. Pichtner, "The VLSI design automation assistant: From algorithms to silicon," *IEEE Design and Test*, pp. 33-43, Aug. 1985.
- [7] P. E. Agre, "Designing a high-level silicon compiler," in *Proc. IEEE Int. Conf. on Computer Design: VLSI in Computers* (Port Chester, NY), 1983, p. 413.
- [8] J. M. Siskind, J. R. Southard, and K. W. Crouch, "Generating custom high performance VLSI designs from succinct algorithmic descriptions," in *Proc. Conf. on Advanced Research in VLSI*, (MIT), Jan. 1982, pp. 28-39.
- [9] H. E. Shrobe, "The data path generator," in *Proc. Conf. on Advanced Research in VLSI*, (MIT), Jan. 1982, pp. 175-181.
- [10] J. L. Hennessy, "SLIM: A simulation and implementation language for VLSI microcode," *Lambda*, pp. 20-28, Apr. 1981.
- [11] A. R. Karlin, H. Trickey, and J. D. Ullman, "Experience with a regular expression compiler," in *Proc. IEEE Int. Conf. on Computer Design: VLSI in Computers* (Port Chester, NY), 1983, pp. 656-663.
- [12] A. V. Aho and J. D. Ullman, *Principles of Compiler Design*. Reading, MA: Addison-Wesley, 1977.
- [13] M. C. McFarland, "The VT: A database for automated digital design," Tech. Rep. DRC-01-4-80, Design Research Center, Carnegie Mellon University, 1978.
- [14] G. S. Tjaden and M. J. Flynn, "Detection and parallel execution of independent instructions," *IEEE Trans. Comput.*, vol. C-19, no. 10, pp. 889-895, 1970.
- [15] H. Trickey, "Compiling Pascal programs into silicon," Ph.D. thesis, Stanford Univ., July 1983. Stanford Computer Science Report STAN-CS-83-1059.
- [16] D. J. Kuck, *The Structure of Computers and Computations*, vol. 1. New York: Wiley, 1978.
- [17] P. M. Kogge and H. S. Stone, "A parallel algorithm for efficient solution of a general class of recurrence equations," *IEEE Trans. Comput.*, vol. C-22, pp. 786-792, Aug. 1973.
- [18] U. Banerjee, D. Gajski, and D. J. Kuck, "Array machine control units for loops containing IP's," in *Proc. 1980 IEEE Int. Conf. on Parallel Processing*, 1980, pp. 23-36.
- [19] C. Y. Hitchcock III and D. E. Thomas, "A method of automatic data path synthesis," in *ACM IEEE 20th Design Automation Conf. Proc.* (Miami), 1983, pp. 484-489.
- [20] J. R. Southard, "MacPitts: An approach to silicon compilation," *Computer*, vol. 16, pp. 74-82, Dec. 1983.
- [21] B. W. Kernighan and S. Lin, "An efficient heuristic procedure for partitioning graphs," *Bell Syst. Tech. J.*, vol. 49, no. 2, pp. 291-307, 1970.
- [22] F. Chow, "A portable machine-independent global optimizer—Design and measurements," Ph.D. thesis, Stanford Univ., Dec. 1983.
- [23] S. Przybylski, T. Gross, J. Hennessy, N. Jouppi, and C. Rowen, "Organization and VLSI implementation of MIPS," *J. of VLSI and Computer Systems*, vol. 1, Spring 1984. Available as Tech. Rep. 83-259, CSL, Stanford.
- [24] B. W. Kernighan and P. J. Plauger, *Software Tools in Pascal*. Reading, MA: Addison-Wesley, 1981.
- [25] J. Newkirk, R. Mathews, J. Redford, and C. Burns, "Stanford nMOS cell library," Tech. Rep. 001, Information Systems Laboratory, Stanford Univ., 1981.
- [26] D. D. Gajski, D. A. Padua, D. J. Kuck, and R. H. Kuhn, "A second opinion on data flow machines," *Computer*, vol. 15, pp. 38-49, Feb. 1982.
- [27] J. A. Fisher, J. R. Ellis, J. C. Ruttenberg, and A. Nicolau, "Parallel processing: A smart compiler and a dumb machine," in *Proc. ACM SIGPLAN Symp. on Compiler Construction* (Montreal, Canada), 1984, pp. 37-47.

TRICKY: HIGH-LEVEL HARDWARE COMPILER

269

- [28] D. J. Kuck, "Measurements of parallelism in ordinary FORTRAN programs," *Computer*, vol. 7, pp. 37-46, Jan. 1974.
- [29] J. A. Fisher, "Trace scheduling: A technique for global microcode compaction," *IEEE Trans. Comput.*, vol. C-30, pp. 478-490, July 1981.



Howard W. Trickey (S'76-M'85) received the B.A.Sc. and M.A.Sc. degrees from the University of Toronto in 1978 and 1980, and the Ph.D. degree from Stanford University in 1985.

He is now a Member of Technical Staff at AT&T Bell Laboratories in Murray Hill, NJ. His research interests include hardware synthesis, compilation for parallel machines, and text processing and illustration tools.

RCL000198

## The CMU Design Automation System An Example of Automated Data Path Design

A. Parker, D. Thomas, D. Siewiorek, M. Barbacci, L. Hafer, G. Leive, J. Kim

Carnegie-Mellon University  
Departments of Electrical Engineering and Computer Science  
Pittsburgh, Pennsylvania 15213

### Abstract

This paper illustrates the methodology of the CMU Design Automation System by presenting an automated design of the PDP-8/E data paths from a functional description. This automated design (using synthesis techniques) is compared both to DEC's implementation and the Intersil single chip implementation.

### 1. Introduction

As it is becoming possible to integrate larger numbers of logic components on a single chip, the need for more powerful design aids is becoming apparent. Indeed, these aids must be capable of supporting a designer from the system level of design down to the mask level. In this way the systems level designer can become more aware of the implications of higher-level design tradeoffs on implementation properties such as silicon area, power consumption, testability, and speed, and be able to make more timely use of new technologies. The ultimate goal of the Carnegie-Mellon University Design Automation (CMU-DA) System [12] is to provide a technology-relative, structured-design aid to help the hardware designer explore a larger number of possible design implementations. Inputs to the system are a behavioral description of the system to be designed, an objective function which specifies the user's optimization criteria, and a data base specifying the hardware components available to the design system.

The CMU-DA system differs from other design automation systems because the input design description is a functional specification. Such a specification provides a model that, while accurately characterizing the input-output behavior desired for the implementation, does not necessarily specify its internal structure. The system software collectively performs the synthesis function by transforming the input functional description into a structural description. The design process involves binding implementation decisions in a top-down manner as a design proceeds through the design system. More structural decisions are made at each level until a complete hardware specification is obtained, with the most influential design trade offs being performed first in order to cul down the design search space.

The purpose of this paper is to illustrate the methodology of the CMU-DA system. The results given here are worst case - many optimizations, which are straightforward have not been implemented yet; research is in progress on others. The design of the data path of a DEC PDP-8/E [5] from the ISP level through to a TTL and standard cell design will be discussed. Only the subset of the full DA system which is presently implemented has been used for this example. The

This research is supported in part by NSF Grant MCS77-09730 and Army Research Office Grants DAAG29-76-G-0224 and DAAG29-78-G-0070.




Figure 1: The CMU Design System

components are shown in Figure 1.

The PDP-8/E is first functionally described using the ISP language [1]. A data-memory allocator [7] is used to generate the structure of the data paths from the functional description. This allocation is in terms of abstract logic components. The next step in the design is to bind physical modules to the abstract design from a module database [9]. This step provides the system with the capability of designing relative to new technologies. This binding will be illustrated both in terms of TTL chips and the CMOS standard cells in the Sandia design system [10]. The standard cell output of the CMU-DA system is then translated for input to the Sandia design system. At this point, chip area can be calculated and detailed timing information can be gathered using SALOGS [3].

The paper will conclude by comparing these two alternative designs to commercial implementations.

RCL000199



## 2. The PDP-8/E Example

As the CMU-DA system has evolved, more complex design examples have been used to observe its performance. The use of the PDP-8/E is a major step in two ways: 1) It represents about a five fold increase in the circuit complexity over previously reported example designs [8], and 2) It is a commercially available system that has been implemented in various technologies by different manufacturers over several years. Thus, it is possible to compare a non-trivial automated design to designs done by several designers with different logic components.

The PDP-8/E is one model in a family of computers having nearly identical ISP descriptions. (That is, they implement nearly the same instruction set, with different hardware structures). A portion of the ISP description used by the automated design system is shown in Figure 2.

The description begins by declaring the memory and processor state. A 13 bit link-accumulator (Lac) register is defined but can alternately be accessed as the one bit link (L) and 12 bit accumulator (Acc). Next, instruction interpretation is defined using the declared memory and registers. After the instruction fetch and increment of the program counter in the instruction interpretation section, instruction execution (EXEC()) is called. Illustrated here are the six memory reference instructions. Not shown but implemented in the automated designs are the effective address calculation, input/output instructions, and the operate microinstructions. Note that the  $Mb=Mp[Pc]$  instruction fetches the location pointed to by the  $Pc$  and places it in the  $Mb$  register. No mention need be made of transfer of the current  $Pc$  to a memory address register, which is a part of the hardware structure.

The ISP description [1] is compiled into a representation which is machine readable by the data-memory allocator. The next sections will discuss the data-memory allocation (where an abstract data path is synthesized), a module binder that illustrates how the CMU-DA system can design relative to new technologies, and a translator to Sandia's SALOGS simulator [10].

## 3. The Allocation Process

The data-memory allocators perform a mapping function from the algorithmic (ISP) description to the data-path part of the hardware implementation, which is called a data-path graph. The data part consists of the data-storage elements, data operators, and data paths necessary to implement the operations specified in the algorithmic description. Due to the characteristics of the ISP language this mapping may be multi-valued in either direction, rather than a simple one-to-one translation.

The PDP-8/E design described here was produced by a data-memory allocator which uses the distributed logic design style. This style of (or approach to) design encompasses design with small and medium scale integration components. As pointed out earlier, the allocator itself is technology relative and the mapping onto specific integrated circuit packages is performed by a separate module binder program. The process referred to as allocation throughout the remainder of this paper is a synthesis of logic using generic logic elements, data paths, operators, registers, and multiplexers, all of any bit width.

The procedure used by the allocator might be compared to a two-pass compilation. The first pass may be considered a syntax or feasibility check. The allocator inputs a parsed ISP description, constructs data structures analogous in function to symbol tables, and enforces constraints necessary to insure that the data-storage locations, logical mappings, and

```

pdp8 is
BEGIN
! The basic PDP-8 instruction set (without extended arithmetic
! element) is implemented. No I/O devices are included in the
! description.

! MP State
Mp(0:7777):0:11>, ! Main Memory
Mb(0:11>, ! Memory buffer

! PC State
Lac(0:12>, ! Link as register
L, ! Link bit
Ac(0:11> := Lac(0:11>, ! accumulator
Pc(0:11>, ! Program counter
Ist(0:11>,

! Instruction Interpretation
start is
BEGIN
go = 1 NEXT
run()
END,

run/instruction.interpretation is
BEGIN
IF go ==
BEGIN
Mb := Mb[Pc]; Ist := Pc NEXT
Pc = Pc + 1 NEXT
exec() NEXT
(IF interrupt.enable AND interrupt.request ==
BEGIN
Mb(0) = Pc NEXT
Pc = 1
END NEXT
Pc := Ist
END
END,

! Instruction Execution
exec/instruction.execution is
BEGIN
Ic = Mb(0:7> NEXT
IF (Ic(0:7) AND (Ic(8) OR Ic(9) == 0) NEXT
IF (Ic(10) == 0) Mb = Mb[Pc] NEXT
DECODE Ic ==
BEGIN
J0 := and := Pc = Pc AND Mb, ! And
J1 := ldr := Lac = Ist + Mb, ! LDR (TC)
J2 := ltr := Mb = Mb[Pc] NEXT ! Increment and
! skip if zero

J0 := Mb + 1 NEXT
IF Mb(0:0) == Pc = Pc + 1
END,
J3 := dec := BEGIN ! Decrement and
Mb = Mb NEXT ! clear Mb
Mb = 0
END,
J4 := jmp := BEGIN ! Jump to
Mb = Pc NEXT ! subroutine
Pc = Mb + 1
END,
J5 := jmp := Pc = Mb, ! Jump
J6 := ltr := ! I/O execution
J7 := opr := ! Operate
! microinstruction.

END NEXT
IF (Ic(8) OR Ic(9) AND (Ic(10) OR Ic(11) == 0) Mb = Mb
END
! End of description

```

Figure 2: ISP Description of the PDP-8/E

input/output interface characteristics specified in the description can be implemented in hardware. If no errors are encountered, it proceeds to allocate the basic data-storage structures called for in the description, and any additional data paths, storage, and operators necessary to implement variable-accessing schemes described by ISP. The second pass may be considered as the semantic phase, with the activity of code generation replaced by the allocation of data paths, operators, and additional storage as needed to implement the actions described in the ISP description. Parallelism analysis is performed at several levels to warn the user of error conditions and determine constraints relating to optimization of hardware. The allocation is then completed by the addition of multiplexing where required.

However, allocation differs from compilation in that in a compilation one is concerned with implementing the specified data operations on a fixed data part whose capabilities are known *a priori*. In allocation, the allocator must be able to recall and utilize the capabilities of a data part which is being dynamically created. The allocator thus works from the inside out, first creating the data storage and access structures, and then adding the necessary data paths and operators to perform the described data operations. Finally, the output of the allocator is a non-planar directed graph, rather than a linear list of compiled instructions.

The first version of the allocator is experimental, and it performs only minor optimizations on the allocated hardware. It has been designed to investigate the feasibility of performing the mapping from ISP to hardware, the types of data structures needed for allocation, and areas where optimizations are possible in future, more sophisticated allocators.

The allocator has been designed as a possible skeletal structure for future allocators in order to standardize input/output formats and data structures.

#### 4. Performance of the Data-Memory Allocator

The allocator program was run using the ISP description of the PDP-8/E and the resultant data paths are shown in Figure 3. A binding of modules was done by hand to compare the results of the allocator to the original DEC design (Figure 4) [5].

It is difficult to compare the automated PDP-8/E data-path design with the original DEC design for three reasons. First, the ISP description input to the allocator declares as registers some values the PDP-8/E uses but never stores explicitly in registers, such as the effective address. These show up as registers in the allocator's design. Second, the allocator designs distributed logic, and the DEC design was done in the central-accumulator design style. (That is, this allocator does not contain the design rules for large scale collapsing of the data paths into a central-accumulator style of design [13]). Third, the DEC design has assumed a boundary between the control and data-memory parts of the design, but the boundary is different from that imposed on the allocator by the ISP description. Thus some instructions, flags, and registers which must be declared explicitly in the ISP description are part of the control in the DEC design.

The main reason for the difference in design seen from the block diagram level of Figures 3 and 4 is that the design styles are different. The multiplexing is used in different ways. In the DEC version, the operators are shared, and are used to provide no-op paths from one register to another. In the CMU version, only registers are shared and use multiplexed inputs. The ISP language is partially the source of this disparity. In ISP, the user can repeatedly use register A as a destination from various sources. However, the expressions A+B and C+D do not imply nor discount a single adder. Other differences in the design include the use of multiplexers for shifting in the

DEC design, and use of true/complement 0/1 chips for creating complements. "Oring" of the MQ and AC registers in the DEC version is done within the multiplexing hardware. Constants are often created in one place and gated over already existent data paths to the registers. In the CMU version, these constants are multiplexed at the register inputs.

In spite of these differences, estimates of chip count indicate that the allocator produces a path graph which would require 392 more integrated circuit chips than the DEC designers used for the data paths and registers. These estimates were done by hand to gauge the performance of the allocator; an automatic binding is discussed in the next section. These estimates were made using the same 1970 technology chip set the DEC designers had to deal with. The 392 excess hardware can be found in multiplexers which connect the registers, the extra registers declared in the ISP description, and duplicated operators like increment and add. Much of this excess can be attributed to the lack of optimization capability in the allocator algorithm. Future, more sophisticated allocation algorithms, coupled with the capability for high level optimization [12] available in the complete CMU-DA system, will be able to significantly improve the data part design.

Further analysis of this design is in progress and includes a manual implementation of the control part. Comparisons of the DEC and CMU data-path speeds will then be possible.

#### 5. Module Binding

The module binding phase of the CMU-DA system employs the Module Data Base System (MDBS) and follows the data-memory allocation step. It has the task of translating the abstract links, memories, registers, and operations in a data-path graph into a design using physically realizable modules. A second pass of module binding will occur after control allocation.


At present the module binding portion of the design system is primarily a research tool that will be used to investigate automated module binding. A goal of this research is to model the module binding problem sufficiently to generalize this part of the CMU-DA system to handle a wide range of module types from LSI chips through Standard Cells. The implemented portions of MDBS were used to assist a designer in binding data-part modules in the CMU PDP-8/E data-paths produced by the Data-Memory Allocator described in Section 4. The results of the data-part module binding are compared to the DEC PDP-8/E design in Section 7. A similar comparison will be made to the standard-cell binding after those results are presented in Section 8.

#### 6. Organization of MDBS


MDBS consists of four sections shown in Figure 5: an I/O section that is responsible for translating between the internal and external forms of the path graphs; a Module Data Base access mechanism; a command language interface; and the module binding mechanism.

The input/output section is the interface to other parts of the CMU-DA system. The path graph, generated by an allocator is placed in internal form for processing. The output file has the same format as the input path graph (with module binding information appended) and can be reread by the input section for additional processing.

The Module Data Base is a hierarchical data base that is distributed in various ASCII files. The highest level of the data base is the index which is read automatically during system initialization. The index contains pointers to all defined design-style sets, each of which is a collection of module sets appropriate for a given design style. A design style set file contains pointers to the actual module set information (the "Data Book") and summary information (typical cost, speed,



**Figure 3: Allocator Generated PDP-8/E Data Paths**



**Figure 4: IXC PDP-8/E Data Paths**




Figure 5: Organization of the Module Data Base System

load, and drive capabilities of modules in the set). Access to data base information during module binding occurs frequently and utilizes various levels of detail from basic type matching through specific delay and timing characteristics.

The Command Language Interpreter (CLI) is the experimenter/designer's interface to the module binding system. The CLI may be used only to select a file to be processed and direct the disposition of the resulting bound path-graphs. The CLI also provides a number of tools to inspect the path-graph, modify the graph structure and bind designer selected modules to specific nodes of the graph.

The module binder applies transformations to both the path graph and module functions, in order to match the desired behavior with the available building blocks. The graph transformations are localized decompositions or combinations of nodes that preserve the specific behavior. Module transformations are primarily combinations of nodes since modules cannot be physically decomposed. However, multifunction modules such as shift registers and ALUs may require partitioning of the non-conflicting functions of the same module into separate nodes of the graph.

The most prevalent type of graph transform is localized to a single node or several connected nodes of a similar type. Registers are usually decomposed into nodes of smaller bit width. Logical operators are usually modified by reduction to a canonical form, then synthesized with available module operations. Multiplexers and demultiplexers are frequently transformed from a single level to a multilevel form. Arithmetic operators, (particularly the signed and complement arithmetic modes) require algorithmic decomposition.

A more complex type of transformation involves the combination of nodes of different types into single nodes capable of multiple functions. Shift operators and special purpose arithmetic operators (increment, decrement, and clear)

are generally combined with register functions in available module sets. These transformations often provide significant reductions in the graph complexity by elimination of constants and reduction of multiplexor size.

Operator node transformations primarily involve the application of axioms and identities to combine available modules into an aggregate that performs a desired function. Boolean identities and DeMorgan's Theorem will direct logical synthesis. Arithmetic mode transformations (for unsigned, signed-magnitude, two's complement, and one's complement) will be utilized to synthesize required modes from available modes.

For cases where single transformations on either the graph or the modules do not provide the desired match, an iterative approach will be utilized. The graph and the module transforms will be alternately applied until one or more matches are found, a cycle is detected in the transformations, no further gain is detected by applying transforms, or one of the system constraints (speed, cost, etc.) is violated by the resulting implementation.

A central goal of the CM3-DA system is to produce designs that have been optimized toward the designer's objectives and fall within the external constraints. Module binding is the first operation in the design system that attaches actual costs to the implementation, and has specific speed, delay, and power information available. Therefore, evaluation of the bound design must be performed to insure compliance with the constraints. Critical constraints (i.e. constraints which the design must meet) will be dynamically estimated by projecting the final value based on an extrapolation from the number of nodes remaining to be bound and the accumulated value for the nodes already bound; a true evaluation of the fully bound design will be made as a final pass to insure compliance with the constraints. The dynamic evaluation will be used to select between functionally identical module choices with different performance parameters.

## 7. PDP8 Baseline Example

A partial module binding of the PDP-8/E was done with the available pieces of MEXIS, which contain limited transform capabilities.

The module binding section contains a set of primitive operations that can modify the path graph structure (but not its behavior). The operations allow register nodes to be split at bit boundaries, operator nodes to be joined into single nodes with wider bit widths, nodes to be inserted, and nodes to be deleted. These operations allow the path graph nodes to be transformed to conform with the structure of available modules. As the MEXIS becomes more fully implemented, these primitive operations will be used to build larger scale path graph transforms that can be applied automatically.

The existing system aids the designer in producing correctly bound path graphs by the strict enforcement of rules concerning application of the structural modification primitives. These operations are restricted to minimize the possibility of modifying the behavior of the path graph. Some examples of these rules are:

- Nodes may not be deleted while connected to more than one link.
- Links may not be deleted while joining two nodes.
- Half links (i.e., signals to external sources) may not be deleted.
- Operator nodes may be joined only if they are of the same type.

A different but equally important kind of assistance is provided to allow the designer to display any aspect of the binding process. For example, the designer may display one module in the data base, all modules providing a specific function, or the entire data base.

The module choices were made by the designer using information from the path graph and a small TTL module data base from the distributed Design Style Set. The purpose of binding the data part with the existing system is to contrast the module selection with a hand designed POP-8/E. This example provides a worst-case from which to judge the performance of MOBS as more capabilities are added.

Figure 6 was generated by the MOBS. The registers (named variables), operators, and multiplexors are identified in the "Comp." (Component) column. The "Device" column lists the name of the selected package. "Nodes" lists the number of modules required to implement the component function. The term "module" refers to a separate functional unit in this context. There may be several modules contained in one package. "Pkgs." lists the number of packages required for each function. "Gates" is an estimate of the equivalent number of logic gates to implement the function. The percentage of the total gates required is listed in the "% Total Gates" column. The cost of each function implementation is computed as the basic cost for the number of packages required plus an overhead mounting cost of \$3.00 per package. The percentage of the total cost attributed to each function is listed in the "% Total Cost" column.

Comp.	Device	Nodes	Pkgs.	Gates	% Total Gates	Cost	% Total Cost
ER00	SN74174	2	2	78	3.98	7.78	2.58
LAC	SN74194	3	3	105	5.30	11.67	3.83
LRST.P	SN74174	2	2	78	3.98	7.78	2.58
PC	SN74161	3	3	264	10.68	11.67	3.83
PCR	SN74174	2	2	78	3.98	7.78	2.58
QMR	SN74174	2	2	78	3.98	7.78	2.58
TEMP-8s	SN7474	1	1	6	0.31	5.35	1.11
TEMP	SN74174	2	2	78	3.98	7.78	2.58
EOL	SN7485	3	3	93	4.67	11.37	3.77
EOL	SN7485	3	3	93	4.67	11.37	3.77
INCR	SN7483	3	3	100	5.00	10.77	3.57
INCR	SN7483	3	3	100	5.00	10.77	3.57
RND	SN7488	12	3	12	0.63	9.60	3.18
OR	SN7432	12	3	12	0.63	9.78	3.23
RND	SN7483	4	4	144	7.34	14.38	4.76
12MUX8	SN74151	13	13	158	8.17	48.67	15.48
12MUX4	SN74153	8	8	96	5.83	21.84	7.14
12MUX4	SN74153	8	8	96	5.83	21.84	7.14
12MUX4	SN74153	8	8	96	5.83	21.84	7.14
12MUX4	SN74153	13	7	144	5.45	29.13	8.33
Totals		131	63	1969	100.00	391.54	100.00
Component Class				% Gates		% Cost	
Registers				38.48		18.17	
Operators				28.48		23.49	
Multiplexors				33.74		52.37	

Figure 6: Module Utilization For POP-8/E Data Part

The choice of registers differed from the hand module binding in a few locations. The hand bound POP-8/E used SN74194s (four bit universal shift registers) exclusively while the MOBS chose SN74174s (six bit D registers) when there was no requirement for the added shift capability. The Program Counter (PC) register was selected as three SN74161s (universal counters) based on the INC flag associated with the path graph node. The Accumulator (LAC) was first split into a one bit node and a twelve bit node, then the twelve bit part was allocated as three SN74194s. This is the same allocation that was done by hand. However, the

choice only satisfies the shift ration flags (LSHFT and RSHFT). The increment requirement (INC) has effectively been partitioned out and must be bound separately.

The package count was 30% higher for the MOBS selection than for the DEC implementation (64 packages for DEC vs. 83 packages for MOBS). This agrees closely with the results obtained by selecting modules strictly by hand (refer to Section 4). The 30% difference is attributable to the different design styles used and the allocator's implementation of the design. Comparing the total cost of modules for the DEC implementation and the MOBS implementation (Figure 6), it is found that the costs also are 30% higher for the automated implementation, while the number of equivalent gates is 65% higher for the automated implementation. This indicates that MOBS chose modules with a higher level of integration than DEC did.

A comparison of the percentage of equivalent gates and the percentage of cost accumulated in three functional classes (registers, operators, and multiplexors) indicates surprisingly uniform comparisons. The percentage of both gates and cost is higher for registers in the MOBS implementation than in the DEC implementation. This trend is expected since the DEC POP-8/E uses a central accumulator design style. Also, the slightly lower percentages for gates and costs in the operator class is reasonable for the DEC implementation. The most surprising comparison is the near identical percentage of gates devoted to data path routing (i.e. multiplexors) in the two designs implemented in different design styles. It would be expected that the central accumulator style would utilize more data path routing than the distributed style. This apparent anomaly is a clue to the area where the module binding can make local improvements in a path graph for distributed designs. By utilizing functions intrinsic to certain modules (such as the CLEAR on registers), constants and their associated data paths can be eliminated and improve the cost of implementing a design.

The TTL module binding using MOBS compares favorably with the DEC implementation and previous hand module bindings of the automated path graph. It is expected that much improvement in the package count (and the cost) is forthcoming as transforms and evaluation techniques are implemented in MOBS. However, TTL module binding is just one objective of a generalized design system. The following section discusses an approach to binding CMOS standard cells to a design with the objective of being able to automate and produce LSI designs.

## 8. Standard Cell Generation

The Sandia standard cell library [11] can also be used as physical modules to implement the automated POP-8/E data part design. Then, using the Sandia software package [4, 10], it is possible to produce a simulation, insert faults, and perform automated cell placement and IC mask generation for a CMOS LSI chip implementation.

The standard cell binder used for this experiment was a small, menu-driven package which accessed a local data base of Sandia cells. This package only performed the essential transformations on the graph-expansion of nodes to match the standard cells. However, this package also gives us a worst-case measure for module binding performance.

The translation of the design from one environment, the module binder output, to another, the simulator input, involves both the expansion of multi-bit paths produced by the module binder to the single bit connection format of the simulator input and also the explicit identification of fan-out points. In addition to this latter process, termed resolving, the translator must generate gate specific parameters, such as propagation delays, by compiling capacitances to obtain a realistic simulation using SALOGS. Delay parameters are inserted in the

simulation model by the use of delay gates with associated times.

The input to SALOGS is a description of the network, written in NDL [3]. NDL describes the interconnection of functional blocks. Input and control signals are generated through the SALOGS simulation language SALSIM [4]. In SALOGS, gate representation includes built-in simulator elements such as inverters, transmission gates, NAND, AND, OR, and NOR gates. In addition, any set of elements can be defined as a functional block and the block used as a new element.

The NDI can then be used to automatically generate an IC mask and to determine chip area. The portion of the total data-path area taken up by the different modules is summarized in Figure 7.

Component	Area	% of Total Area	Number of Peaks	% of Total Gases	% of Gase Subtotal
PC	5124.3	6.9	170	8.4	12.8
PNC	4197.1	5.9	117	6.5	8.9
NOO	3819.5	5.2	117	6.3	8.9
OR	432.0	0.6	18.0	1.0	1.4
NOC	476.2	0.6	18.0	1.0	1.4
PMON	1491.3	1.9	49	2.7	3.8
IMR	2644.6	4.6	100	6.0	8.3
1-3HMXA	4197.0	5.7	100	3.2	4.6
2-HMXA	3901.0	5.3	56	3.1	4.3
2-HMXA	3901.0	5.3	56	3.1	4.3
2-HMXA	3901.0	5.3	56	3.1	4.3
2-HMXA	3901.0	5.3	56	3.1	4.3
3-HMXA	4193.4	12.4	130	3.7	10.0
CNOO	1321.0	1.8	45	2.5	3.4
IMR	2644.6	4.6	100	6.0	8.3
LST.P	1523.0	1.8	45	2.5	3.4
HNR	1523.0	1.8	45	2.5	3.4
HOR	1523.0	1.8	45	2.5	3.4
Subtotal	57667.5	77.2*	1300	72.5*	100.0*
n-NM02	317.5	0.4	12	0.7	0.9
1-3-3HMD	2601.0	3.3	74	4.1	5.8
2-2-2HMD	2044.2	3.4	50	2.8	4.1
1-1-HMD?	141.0	0.2	3	0.2	0.3
2-DM?	156.4	0.2	6	0.3	0.4
BUTEN	1723.0	1.8	45	2.5	3.4
I	1723.0	1.8	45	2.5	3.4
2-FCO 12	2110.6	3.0	84	3.6	5.0
FCO	2450.9	3.3	84	4.7	6.5
CCO	2450.9	3.3	84	4.7	6.5
HCO	1103.0	1.5	32	1.7	2.3
3-FLO	1318.0	0.5	11	0.6	0.8
TOTAL	74862.8	100.1%	1817	100.0*	

7. Gate count is in terms of 2 input NAND gates  
8. LINPUT is 1 of 4 INP with bit width of 13  
9. n2 is 0 indicates a region of 8 input EOL  
comparator

**Figure 7: Module Data from Translator**

The upper portion of the Figure compares the size of the data-path elements listed in Figure 3. The lower part of the table describes some modules that are more accurately defined as control than data-path. As expected, the percent of sub-total gate count in the upper portion of the table closely resembles the results from the TTL binning shown in Figure 6.

In sum, the GML PDP-8 design required 34,042 mil-sq, ignoring the area taken up by routing. The experience with Sandia's IC mask design system indicates that routing takes up about an additional 75% of the area occupied by the standard cells, yielding a chip area of 129,574 mil-sq. By way of comparison, Intel's one-chip CMOS CPU implementation of the PDP-8 takes up 29,014 mil sq [6]. It is estimated that 35% of Intel's CPU chip is devoted to the functional elements equivalent to that generated by the GML-DA system. Thus, there is a factor of 13 difference in the area required for the two designs.

A model can be devised to attribute this seemingly large difference to various parts of the design system. Since each part of the design system builds on top of the previous stage, a multiplicative model is used. This model must take into account the non-optimality of the allocator, non-optimality of the module binder, differences in basic feature size, and the differences in routing techniques. The result of the allocator section indicates a design requiring 1.3 times the size of the DEC design. There is also a difference in the basic feature size of the Intersil and Sandia technologies. By way of comparison, a 12 bit register implemented with Sandia's standard cells occupies 4 times the area of equivalent register in Intersil's design [2]. The multiplicative model then becomes

13.8 - (1.3) (4) R.

where  $R$  is a factor indicating a difference in size between the CMU design and the Interfil design introduced by the module binder. In this case  $R = 2.5$ . Not included in the model are factors due to difference between hand packed and channel routing techniques, nor factors considering that large structures (e.g. wide multiplexers) can be more optimally designed by hand than by combination of simple standard cells.

In the worst case, assuming similar input structures and feature size, the CMU module binder would produce a design taking 2.5 times the area of the internal design. However, as discussed above, there are other factors which increase the CMU design size that were not accounted for in the model.

## 9. Summary and Conclusions

The paper has illustrated the methodology behind the CMU Design Automation System. In particular, the datapath of a non-trivial digital system (PDP-8/E) has been designed from an ISPL functional description. Two types of physical modules were bound to the datapath design.

The binding using TTL series modules indicated that the CMU design required 30% more modules than the DEC implementation. The binding using CMOS standard cells indicated that the CMU design is at most a factor of 2.5 off, and due to differences in routing techniques may be actually closer in area to the Interall design.

As a whole the system has demonstrated the synthesis function in digital system design. The allocator research indicates automated logic synthesis with optimization is feasible and specific module-set information is not necessary in order to produce a reasonable design. The module binding section has demonstrated how the system can design relative to new technologies. Future work with the design system will deal with optimization techniques to be used in better directing the design algorithms for more complex designs.

## References

1. Barbacci, M., Barnes, G., Cattell, R., Siewiorek, D.: The Symbolic Manipulation of Computer Descriptions; The ISPS Computer Description Language. Dept. of Computer Science, Carnegie-Mellon University, Pittsburgh, Pa., March, 1978.
2. Boll, G., C. Mudge, J.E. McNamara. *Computer Engineering*. Digital Press, 1978.
3. Case, G.R. and J.D. Slaughter. SALOGS-IV, Program to Perform Logic Simulation and Fault Diagnosis. Proceedings 15th Design Automation Conference, IEEE, 1978.



4. Case, G.R. and J.D. Stauffer. SALSIM - A Language for Control of Digital Logic Simulation. Proceedings of the 11th Annual Asilomar Conference on Circuits, Systems, and Computers, IEEE Circuits and Systems Soc., IEEE Control Systems Soc., Naval Postgraduate School, Univ. of Santa Clara, November, 1977, pp. 370-373.

5. DEC Staff. PDP-8/E Maintenance Manual. Digital Equipment Corporation, 1972. DEC-8E-HR1B-0

6. Electronics Magazine Staff. CMOS, Moving Along. *Electronics* 48, 10 (May 1975).

7. Hafer, L. Data-Memory Allocation in the Distributed Logic Design Style. Master Th., Carnegie-Mellon University, December 1977.

8. Hafer, L.J. and A.C. Parker. Register-Transfer Level Automatic Digital Design: The Allocation Process. Proceedings of the 15th Design Automation Conference, IEEE, 1978.

9. Lelve, G.W. The Binding of Modules to Abstract Digital Hardware Descriptions. PhD Thesis Proposal, Carnegie-Mellon University, 1977.

10. Preas, B.T. and C.W. Gwyn. Lecture For Contemporary Computer Aids to Generate IC Mask Layouts. Proceedings of the 11th Annual Asilomar Conference on Circuits, Systems, and Computers, IEEE Circuits and Systems Soc., IEEE Control Systems Soc., Naval Postgraduate School, Univ. of Santa Clara, November, 1977, pp. 309-317.

11. Sandia Staff. Standard Cell User's Guide. Sandia Laboratories, 1978.

12. Snow, E.A., D.P. Siewiorek and D.E. Thomas. A Technology-Relative Computer-Aided Design System: Abstract Representations, Transformations and Design Tradeoffs. Proceedings of the 15th Design Automation Conference, IEEE, June, 1978.

13. Thomas, D.E. and D.P. Siewiorek. Measuring Designer Performance to Verify Design Automated Systems. Proceedings of the 14th Design Automation Conference, IEEE, 1977, pp. 411-418.

# **EXHIBIT 5**

## **(Part 4 of 4)**





Spa34  
PATENT 6/A

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
For: Knowledge Based Method and  
Apparatus For Designing  
Integrated Circuits Using  
Functional Specifications

Group Art Unit 234  
Examiner: V. Trans

mt  
4/26/89

April 18, 1989

Honorable Commissioner of Patents  
and Trademarks  
Washington, DC 20231

RECEIVED

APR 21 1989

CP107 230

AMENDMENT

Sir:

This Amendment is responsive to the rejection mailed January 18, 1989. The Claims are amended to more clearly distinguish them over the prior art. The Specification, the Summary of the Invention and the Abstract of the Disclosure are likewise amended to clarify the distinction. The objections to the drawings are acknowledged and corrections thereto are forthcoming.

In The Specification:

Page 3 line 6, prior to "functional" please add  
-- architecture independent --.

Page 3 line 14, prior to "functional" please add  
-- architecture independent --.

Page 3 line 21, prior to "functional" please add  
-- architecture independent --.

Page 3 line 21, following "into" please delete  
"a".

Page 3 line 22, prior to "structural" please add  
-- an architecture specific --.

RCL000207

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 2

Page 6 line 10, prior to "representation" please  
add -- architecture independent --.

Page 6 line 14, following "rectangle" please add  
-- or box --.

Page 6 line 19, prior to "integrated" please add  
-- architecture specific --.

Page 7 line 8, following "at" please delete "a".

Page 7 line 9, prior to "behavioral" please add  
-- an architecture independent functional ( --.

Page 7 line 9, following "behavioral" please add  
-- ) --.

In The Claims:

(Please amend the Claims as follows:)

1. (Amended) A computer-aided design system for  
designing an application specific integrated circuit  
directly from architecture independent functional  
specifications for the integrated circuit, comprising  
input means operable by a user for defining  
architecture independent functional specifications for the  
integrated circuit, and  
computer operated means for translating the  
functional specifications into [a] an architecture specific  
structural level definition of an integrated circuit.

2. (Amended) The system as defined in Claim 1  
wherein said architecture independent functional

RCL000208

H. Kobayashi and M. Shindo  
 Serial No. 143,821  
 Filed: January 13, 1988  
 Page 3

specifications are comprised of a series of actions and conditions and wherein said structural level definition [are] is comprised of architecture specific blocks and interconnections between blocks.

5. (Amended) A computer-aided design system for designing an application specific integrated circuit directly from architecture independent functional specifications for the integrated circuit, comprising  
 a macro library defining a set of [possible] architecture independent operations comprised of actions and conditions;

input specification means operable by a user for defining architecture independent functional specifications for the integrated circuit, said functional specifications being comprised of a series of operations comprised of actions and conditions, said input specification means including means to permit the user to specify for each [action or condition in the defined series of actions and conditions] operation a macro selected from said macro library;

a cell library defining a set of available integrated circuit hardware cells for performing the available operations defined in said macro library [actions and conditions]; and

cell selection means for selecting from said cell library for each macro specified by said input specification means, appropriate hardware cells for performing the operation [action or condition] defined by the specified macro.

RCL000209

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 4

✓ Claim 7 line 2, prior to "means" please add  
-- specification --. ✓

Claim 9 line 2, prior to "means" please add  
-- specification --. ✓

15. (Amended) A computer-aided design system for  
designing an application specific integrated circuit  
directly from a flowchart defining [the] architecture  
independent functional requirements of the integrated  
circuit, comprising

a macro library defining a set of [possible]  
architecture independent operations comprised of actions and  
conditions;

flowchart editor means operable by a user for  
creating a flowchart having elements representing said  
architecture independent operations [actions and  
conditions];

said flowchart editor means including macro  
specification means for permitting the user to specify for  
each [action or condition] operation represented in the  
flowchart a macro selected from said macro library;

a cell library defining a set of available  
integrated circuit hardware cells for performing the  
available operations defined in said macro library [actions  
and conditions];

cell selection means for selecting from said  
cell library for each specified macro, appropriate hardware

RCL000210

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 5

cells for performing the operation [action or condition]  
defined by the specified macro; and  
data path generator means cooperating with  
said cell selection means for generating data paths for the  
hardware cells selected by said cell selector means.

11  
15. (Amended) A computer-aided design system for  
designing an application specific integrated circuit  
directly from a flowchart defining [the] architecture  
independent functional requirements of the integrated  
circuit, comprising

flowchart editor means operable by a user for  
creating a flowchart having boxes representing architecture  
independent actions, diamonds representing architecture  
independent conditions, and lines with arrows representing  
transitions between actions and conditions and including  
means for specifying for each box or diamond, a particular  
action or condition to be performed;

a cell library defining a set of available  
integrated circuit hardware cells for performing actions and  
conditions;

a knowledge base containing rules for  
selecting hardware cells from said cell library and for  
generating data and control paths for hardware cells; and

expert system means operable with said  
knowledge base for translating the flowchart defined by said  
flowchart editor means into a netlist defining the necessary  
hardware cells and data and control paths required in an  
integrated circuit having the specified functional  
requirements.

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 6

20. (Amended) A computer-aided design process for designing an application specific integrated circuit which will perform a desired function comprising

- storing a set of definitions of [possible] architecture independent actions and conditions;
- storing data describing a set of available integrated circuit hardware cells for performing the actions and conditions defined in the stored set;
- describing for a proposed application specific integrated circuit a series of architecture independent actions and conditions;
- specifying for each described action and condition of the series one of said stored definitions which corresponds to the desired action or condition to be performed; and
- selecting from said stored data for each of the specified definitions a corresponding integrated circuit hardware cell for performing the desired function of the application specific integrated circuit.

27. (Amended) A knowledge based design process for designing an application specific integrated circuit which will perform a desired function comprising

- storing in a macro library a set of macros defining [possible] architecture independent actions and conditions;
- storing in a cell library a set of available integrated circuit hardware cells for performing the actions and conditions;

RCL000212

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 7

storing in a knowledge base a set of rules  
for selecting hardware cells from said cell library to  
perform the actions and conditions defined by the stored  
macros;

describing for a proposed application  
specific integrated circuit a series of architecture  
independent actions and conditions which carry out the  
function to be performed by the integrated circuit;

specifying for each [describing] described  
action and condition of said series a macro selected from  
the macro library which corresponds to the action or  
condition; and

applying rules of said knowledge base to the  
specified macros to select from said cell library the  
hardware cells required for performing the desired function  
of the application specific integrated circuit.

Claim 28 line 3, preceding "actions" please add  
-- architecture independent --.

In The Abstract Of The Disclosure:

Please amend the Abstract of the Disclosure as  
follows:

Page 38 line 4, prior to "functional" please add  
-- architecture independent --.

Page 38 line 6, prior to "functional" please add  
-- architecture independent --.

Page 38 line 8, prior to "functional" please add  
-- architecture independent --.

RCL000213

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 8

Page 38 line 9, prior to "functional" please add  
-- architecture independent --.

#### Remarks

The present invention is a computer-aided design system and method whereby the user can design application specific integrated circuits at an architecture independent functional behavioral level. By designing at this specification level, the user need not possess the specialized expert knowledge of a highly skilled VLSI design engineer. The architecture independent functional specification of the desired application specific integrated circuit is preferably defined in a flowchart format. The functional level specification is translated by the system into an architecture specific structural level definition which in turn can be used directly to produce the application specific integrated circuit. The definition at the structural level includes a list of integrated circuit hardware cells selected from a cell library needed to achieve the functional specifications. Data paths among the selected hardware cells are also generated by the system. In addition, the system generates a controller and control paths for the selected cells. The preferred embodiment of the system and method for accomplishing translation from an architecture independent functional specification level to a hardware dependent physical layout level is accomplished by a knowledge base utilizing artificial intelligence and expert systems technology. By so doing, the system synthesizes a design logic as it is being translated.

RCL000214



H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 9

The Examiner has rejected Claims 1-30 under 35 U.S.C. § 103 as being unpatentable over Darringer et al. (U.S. Patent No. 4,703,435). It is respectfully submitted that based upon the Darringer reference, the present invention would not be obvious to one skilled in the art. Although Darringer et al. does disclose a method and system for automatic logic design and it is known in the art of automatic layout to utilize cell libraries of circuit components, Darringer does not teach the present invention. A very clear distinction between Darringer and the present invention is that the input to the Darringer system is in the form of a register transfer level flowchart control language. Darringer et al., U.S. Patent No. 4,703,435, column 4, lines 26-32. In order for a designer to utilize the Darringer system, he/she must possess a sophisticated understanding of the complexities of the circuit logic itself and therefore have the specialized expert knowledge of a highly skilled VLSI design engineer. In contrast, the application specific circuit designer utilizing the present invention need not possess any expertise common among highly skilled VLSI design engineers since input to the present invention is in the form of an architecture independent functional specification.

While Darringer may synthesize logic from a register transfer level flowchart description, it provides no knowledge base of any kind. In contrast, the present invention, as defined in Claims 6, 11, 16, 18, 21, 23, 27 and 29 for example, provides a knowledge base in the form of a rule based automatic logic synthesis component, i.e. an expert system. Thus, Darringer does not teach the method of

RCL000215

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 10

synthesis utilized by the present invention. Furthermore, although it is known in the art of automatic layout to utilize hardware cell libraries, a rule based expert system has not been utilized to accomplish a task of selection of cells from the cell library. This clearly distinguishes the present invention over Darringer et al.

Although Darringer et al. does disclose a type of flowchart editor, it is in the form of a noninteractive, nongraphic editor. In contrast, the present invention, as defined in Claims 3, 5, 7, 8, 9, 15, 18 and 28 for example, consists of a front end interactive graphic interface whereby the user of the editor, i.e. the designer, can interactively add, delete and modify elements representing operations in the form of actions and conditions as well state transitions between these elements. Thus, Darringer et al. also does not teach to one skilled in the art the input device for the present invention.

It follows from the above analysis, that the present invention is clearly patentable over Darringer et al. as a result of the input of a design at an architecture independent functional specification level, a knowledge based synthesis of the design during translation, and the front end interactive graphic interface.

The Examiner, alternatively rejected the present invention as unpatentable over Nash et al., *Front End Graphic Interface To The First Silicon Compiler*, European Conference On Electronic Design Automation (EDA 84), March 26-30, 1984, Conference Publication No. 232, pp. 123-124, in light of Darringer et al. It is respectfully submitted that the present invention is likewise clearly patentable over

RCL000216

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 11

this cited combination of references. The designer utilizing the Nash et al. system specifies that the design in a layout level description language that is hardware dependent. Examples of this description language appear at Nash et al., pp. 122-133. As in Darringer et al., the designer must possess some of the specialized expert knowledge of a highly skilled VLSI design engineer. In contrast, a designer utilizing the present invention, defines the design at a architecture independent functional specification level and need not have any of the specialized expert knowledge of a highly skilled VLSI design engineer.

Although the Examiner states that Nash et al. discloses a graphic editor driven by a knowledge base, in reality, this limited utility, if it even can be called such, merely provides on-line help information to flag syntactical errors during the editing phase. In contrast, the present invention, utilizes a knowledge base which consists of a rule based expert system to synthesize logic, i.e. data and control path, from an architecture independent functional flowchart description of the circuit design.

Nash provides a front end graphic interface in the form of an interactive layout editor which allows for operations such as placement of primitives, placement of pads, modification of primitives, and creation of a signal mode. In contrast, the present invention provides an interactive flowchart editor and simulator which permits the user to interactively add, delete and modify operations consisting of actions and conditions as well as state transitions between these operations.

RCL000217

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 12

The present invention is clearly patentable over Nash et al. as is evident from the above analysis. Furthermore, the present invention is also clearly patentable over Nash et al. in light of Darringer et al. since neither teach to one skilled in the art an architecture independent functional specification level method for designing integrated circuits or a knowledge base for logical synthesis during translation of the design to a hardware dependent description such as a netlist.

In addition to the Darringer et al. and Nash et al. references, several other references were cited by the Examiner as being relevant to this case. The first such reference is L. Trevillyan, *An Overview Of Logic Synthesis Systems*, 24th ACM/IEEE Design Automation Conference, 1987, pp. 166-172. Trevillyan discusses several logic synthesis systems, one of which is the Flamel system. We have obtained and enclosed herewith a complete copy of the Flamel reference cited by Trevillyan - Trickey, H., *Flamel: A High Level Hardware Compiler*, IEEE Transactions On Computer Aided Design, March 1987, pp. 259-269. Input to the Flamel system is in the form of a behavior specification language defined as a subset of Pascal but is associated with a specified bus architecture where the busses interconnect functional units such as ALUs, adders, registers and I/O pads. Trickey at page 259. As a result, a designer utilizing the Flamel system must possess specialized knowledge of computer architectures. It is not an object of the Flamel system to provide a means for designing application specific integrated circuits where the designer lacks this

RCL000218

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 13

architecture sophistication. In contrast, however, this is an object of the present invention.

Three other systems which Trevillyan discusses are the Polaris system, the APLAS system and the LSS system. A user of the Polaris and APLAS systems must possess specialized knowledge of a highly skilled VLSI design engineer relating to computer architecture and hardware since input to the systems is in the form of register transfer level languages. Input to the LSS system is in the form of register transfer level languages and source code level language. Therefore, the user of this system must also possess knowledge of computer architecture and hardware. Furthermore, none of these three systems utilize expert systems to accomplish the task of logic synthesis.

The final system which the Trevillyan reference considers is Socrates. Although Socrates is an expert system, it analyzes a netlist rather than generates netlists. Furthermore, input to the Socrates system is in the form of Boolean equations, single output PLAs, or a netlist at the register transfer level. As a result, a designer utilizing the Socrates system, as in all the other systems considered in the Trevillyan reference, must possess the specialized expert knowledge of computer architecture and hardware. Finally, Trevillyan specifically states at page 171 that even though the "synthesis from algorithms" approach is a goal that everyone would like to reach, it is not really practical yet in a production environment. This further clearly distinguishes all these systems considered by Trevillyan from the present invention and shows that the present invention is clearly patentable over those systems.

RCL000219

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 14

The two Friedman et al. references, Friedman, T.D. and Yang, S., *Methods Used In An Automatic Logic Design Generator (Alert)*, IEEE Transactions On Computers, Vol. C-18, No. 7, July 1969, pp. 593-614 and Friedman, T.D. and Yang, S., *Quality Of Designs From An Automatic Logic Generator (Alert)*, 7th Design Automation Conference, 1970, pp. 71-89, were cited by the Examiner. The Alert system disclosed in the Friedman et al. references, however, are clearly distinguishable from the present invention and furthermore, the present invention is not obvious from the teachings of the Friedman et al. references. Input to the Alert system is an architectural description in Iverson where the user must define the instruction set, major registers and data flow paths as well as declare storage, channels, important registers, flip-flops and other physical devices. Furthermore, the user must specify memory size, word length, instruction format and other hardware design features. See Friedman et al., *Methods Used In An Automatic Design Generator*, at page 595; Friedman et al., *Quality Of Designs From An Automatic Logic Generator*, at page 71. It is clear, therefore, that a designer using the Alert system must possess the expert knowledge of a highly skilled VLSI design engineer relating to computer architecture and hardware. In contrast, however, a user designing an application specific integrated circuit with the present invention need not possess such sophistication. Furthermore, the output of the present invention is a netlist whereas the Alert system generates Boolean equations of logic block descriptions.

RCL000220

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 15

Darringer, John A. et al., *Experiments In Logic Synthesis*, IEEE, 1980, pp. 234-237a cited by the Examiner in turn cites Parker et al., *The CMU Design Automation System - An Example Of Automated Data Path Design*, Proceedings Of The 16th Design Automation Conference, Las Vegas, Nevada, 1979, pp. 73-80. We have obtained Parker et al. and enclose a complete copy herewith. Input to the CMU design automation system is in the form of an algorithmic description in the ISP language. The behavioral description in ISP is translated to the first level path graph with interconnection of abstract components and is then mapped to the next level of data path graph with physical modules selected. Output from the system uses input to the Sandia design system. Therefore, the CMU design automation system as well as the Parker et al. reference do not teach the present invention to one skilled in the art.

A final group of references cited by the Examiner are two Watanabe et al. U.S. patents, Watanabe et al., U.S. Patent No. 4,651,284 and Watanabe et al. U.S. Patent No. 4,700,317. Although the Watanabe references utilize a knowledge base containing rules for layout planning specifying the geometric location of objects, Watanabe utilizes a netlist rather than generates a netlist. Furthermore, the Watanabe system does not synthesize logic nor is synthesis even an object of the system. Therefore, the present invention would not be obvious to one skilled in the art based on the teaching of the Watanabe references thus making the present invention clearly patentable over the Watanabe references.

RCL000221

H. Kobayashi and M. Shindo  
Serial No. 143,821  
Filed: January 13, 1988  
Page 16

Several other references are cited by the Examiner but are not relevant to the present invention. They will however be considered in the interest of completeness. Two of these references are papers by Darringer et al., more specifically, Darringer, John A. et al., *Experiments In Logic Synthesis*, IEEE, 1980, pp. 234-237a and Darringer, John A. et al., *A New Look At Logic Synthesis*, 17th Design Automation Conference, 1980, pp. 543-548. As was the case in Darringer et al. U.S. Patent No. 4,703,435, both of these papers by Darringer et al. disclose that even though the input may be in the form of a functional specification, the designer must possess specialized knowledge of computer architecture and possibly even the lower level hardware in order to utilize the systems described. The Daniel et al. reference, Daniel, Marvin E. et al., *CAD Systems For IC Design*, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, Vol. CAD-1, No. 1, January 1982, pp. 2-12, also requires the designer to have specialized expert knowledge common among highly skilled VLSI design engineers. The input form for the Cheng reference, Cheng, Edmund K., *Verifying Compiled Silicon*, VLSI Design, October 1984, pp. 1-4, is a description of high level architecture. As evident from the discussion on page 2, however, the designer must possess specialized knowledge of at least computer architecture and possibly the lower level hardware. For these reasons, the present invention would not be obvious to one skilled in the art based upon these references and furthermore, the present invention is patentably distinct over these prior art references.

RCL000222



H. Kobayashi and M. Shindo  
 Serial No. 143,821  
 Filed: January 13, 1988  
 Page 17


The Examiner also cited several other patents as prior art. Bryant et al., U.S. Patent No. 4,638,442 and Colton et al., Great Britain Patent No. 1,445,914 both require the designer utilizing the systems to possess at least the specialized knowledge of computer architectures and possibly even sophistication of the lower level hardware data logic. Furthermore, Bryant et al. does not provide a knowledge base for synthesis of logic design. For these reasons, the present invention is patentably distinct over Bryant et al. and Colton et al.

Finally, the last two patents cited by the Examiner as prior art were Coleby et al., U.S. Patent No. 4,635,208 and Dunn, U.S. Patent No. 4,656,603. The Coleby reference is concerned with data structures used to link data records containing design information. Although mention of a logical model is made, it is not at the same level as the present invention. Dunn discloses a rule based expert system which utilizes a graphic user interface. However, Dunn does not teach or suggest the specific combination of features of the present invention as defined in the claims.

In view of the amendments and the foregoing remarks, it is submitted that this application is clearly in condition for allowance. Reconsideration by the Examiner and formal notification of the allowance of all claims are respectfully solicited.


RCL000223

Respectfully submitted,



Raymond O. Linker, Jr.  
 Registration No. 26,419

Bell, Seltzer, Park & Gibson  
 Post Office Drawer 34009  
 Charlotte, North Carolina 28234  
 Telephone: (704) 377-1561  
 Our File No. 3868-2

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231. on April 18, 1999  
  
 Raymond O. Linker, Jr.  
 Reg. No. 26,419  
 Date of Signature


**UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office**

 Address COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

SERIAL NUMBER	FILING DATE	FIRST NAMED APPLICANT	ATTORNEY DOCKET NO.
08/15/89	08/15/89	NUBA PHARM	H 0868-2

 This is a communication from the examiner in charge of your application.  
 COMMERCIAL AND INDUSTRIAL PROPERTY  
 DEPARTMENT OF COMMERCE  
 PATENT AND TRADEMARK OFFICE  
 WASHINGTON, D.C. 20231

EXAMINER	
FRANS J. V.	
ART UNIT	PAPER NUMBER
234	7

DATE MAILED: 08/15/89

 This is a communication from the examiner in charge of your application.  
 COMMISSIONER OF PATENTS AND TRADEMARKS

 This application has been examined ☒ Responsive to communication filed on April 20, 1989 ☒ This action is made final.

 A shortened statutory period for response to this action is set to expire 3 month(s), — days from the date of this letter.  
 Failure to respond within the period for response will cause the application to become abandoned. 35 U.S.C. 133

**Part I THE FOLLOWING ATTACHMENT(S) ARE PART OF THIS ACTION:**

- |   |   |
|---|---|
| 1. <input checked="" type="checkbox"/> Notice of References Cited by Examiner, PTO-892. | 2. <input type="checkbox"/> Notice re Patent Drawing, PTO-948.                  |
| 3. <input checked="" type="checkbox"/> Notice of Art Cited by Applicant, PTO-1449       | 4. <input type="checkbox"/> Notice of Informal Patent Application, Form PTO-152 |
| 5. <input type="checkbox"/> Information on How to Effect Drawing Changes, PTO-1474      | 6. <input type="checkbox"/>   |

**Part II SUMMARY OF ACTION**

1. ☒ Claims 1-30 are pending in the application.  
 Of the above, claims — are withdrawn from consideration.
2. ☐ Claims — have been cancelled.
3. ☐ Claims — are allowed.
4. ☒ Claims 1-30 are rejected.
5. ☐ Claims — are objected to.
6. ☐ Claims — are subject to restriction or election requirement.
7. This application has been filed with informal drawings which are acceptable for examination purposes until such time as allowable subject matter is indicated.
8. Allowable subject matter having been indicated, formal drawings are required in response to this Office action.
9. ☐ The corrected or substitute drawings have been received on —. These drawings are ☐ acceptable; ☐ not acceptable (see explanation).
10. ☐ The — proposed drawing correction and/or the — proposed additional or substitute sheet(s) of drawings, filed on —, has (have) been ☐ approved by the examiner; ☐ disapproved by the examiner (see explanation).
11. ☐ The proposed drawing correction, filed —, has been ☐ approved; ☐ disapproved (see explanation). However, the Patent and Trademark Office no longer makes drawing changes. It is now applicant's responsibility to ensure that the drawings are corrected. Corrections MUST be effected in accordance with the instructions set forth on the attached letter "INFORMATION ON HOW TO EFFECT DRAWING CHANGES", PTO-1474.
12. ☐ Acknowledgment is made of the claim for priority under 35 U.S.C. 119. The certified copy has ☐ been received; ☐ not been received.  
☐ been filed in parent application, serial no. —; filed on —.
13. ☐ Since this application appears to be in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11; 453 O.G. 213.
14. ☐ Other —

RCL000224

Serial No. 143,821

Art Unit 234

1. This is responsive to communication filed on April 20, 1989.

2. The following is a quotation of 35 U.S.C. 103 which forms the basis for all obviousness rejections set forth in this Office action:

"A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made. Subject matter developed by another person, which qualifies as prior art only under subsection (f) and (g) of section 102 of this title, shall not preclude patentability under this section where the subject matter and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person."

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103, the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103.

3. Claims 1-30 are rejected under 35 U.S.C. 103 as being unpatentable over Darringer et al (U.S. Patent No. 4,703,435) or Darringer et al in view of Nash et al (EDA84 - A Front End Graphic Interface to the First Silicon Compiler).

Darringer et al disclose a method and system for an automatic logic design that logic is synthesized from a flow-chart level description. It is clear to one skilled in art that a series of action and condition blocks interconnected to form a flow-chart representing a functional specification for the integrated circuit (logic circuit), and it is known in the art of automatic layout that the automatic layout method and system have classically relied on a library of circuit components or cells in the forms of mask geometric defining logic gates to place and interconnect the

Serial No. 143,821

Art Unit 234

cells on a substrate to form an integrated circuit.

As per claims 2 and 15, although Darringer et al do not specifically disclose a flow-chart editor means for creating a flow-chart having elements representing actions and conditions as recited by claim 15, Nash et al disclose a graphic editor driven by the knowledge base to allow user to creat a schematic or flow-chart on the graphic screen and said schematic or flow-chart to be compiled by LANGUAGE COMPILER. Since both Nash et al and Darringer et al are directed to a system and method for compiling an flow-chart level description through language compiler to generat a physical layout circuit, it would have been obvious to one skilled in the art to employ Nash teaching into Darringer's invention to produce the claimed invention.

4. Applicant's arguments filed April 30, 1993 have been fully considered but are not persuasive.

5. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). The practice of automatically extending the shortened statutory period an additional month upon the filing of a timely first response to a final rejection has been discontinued by the Office. See 1021 TMOG 35.

A SHORTENED STATUTORY PERIOD FOR RESPONSE TO THIS FINAL ACTION IS SET TO EXPIRE THREE MONTHS FROM THE DATE OF THIS ACTION. IN THE EVENT A FIRST RESPONSE IS FILED WITHIN TWO MONTHS OF THE MAILING DATE OF THIS FINAL ACTION AND THE ADVISORY ACTION IS NOT MAILED UNTIL AFTER THE END OF THE THREE-MONTH SHORTENED STATUTORY PERIOD, THEN THE SHORTENED STATUTORY PERIOD WILL EXPIRE ON THE DATE THE ADVISORY ACTION IS MAILED, AND ANY EXTENSION FEE PURSUANT TO 37 CFR 1.136(a) WILL BE CALCULATED FROM THE MAILING DATE OF THE ADVISORY ACTION. IN NO EVENT WILL THE STATUTORY PERIOD FOR RESPONSE ENDURE LATER THAN SIX MONTHS FROM THE DATE OF THIS FINAL ACTION.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent Trans whose telephone number is (703) 557-8005.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 557-2878.

VJ  
V. Trans  
6/30/89

*PS Hall*  
PARSHOTAM S. LALL  
SUPERVISORY PATENT EXAMINER  
(ART UNIT 234)

TO SEPARATE, HIND TOP AND BOTTOM EDGES, SNAP-APART AND DISCARD CARBON

n.n.

FORM PTO-892 (REV. 3-78)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		SERIAL NO. 07/143,821	GROUP/UNIT 234	ATTACHMENT TO PAPER NUMBER 7		
NOTICE OF REFERENCES CITED				APPLICANT(S) Kobayashi et al.				
U.S. PATENT DOCUMENTS								
		DOCUMENT NO.	DATE	NAME	CLASS	FILING DATE IF APPROPRIATE		
A		4803636	2/7/89	Nishiyama et al.	364	491 9/25/86		
B								
C								
D								
E								
F								
G								
H								
I								
J								
K								
FOREIGN PATENT DOCUMENTS								
		DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUB- CLASS	PERTINENT SHTS. PP. DWG. SPEC.
L								
M								
N								
O								
P								
Q								
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)								
R								
S								
T								
U								
EXAMINER V. TRANS			DATE 6/29/89		RCL000227			
* A copy of this reference is not being furnished with this office action. (See Manual of Patent Examining Procedure, section 707.05 (a).)								

UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark OfficeAddress: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D. C. 20231

SERIAL NUMBER	FILING DATE	FIRST NAMED APPLICANT	ATTORNEY DOCKET NO.
07/143,821			

EXAMINER	
TRANS	
ART UNIT	PAPER NUMBER
234	8

DATE MAILED:

## EXAMINER INTERVIEW SUMMARY RECORD

All participants (applicant, applicant's representative, PTO personnel)

- (1) Mr. R. Linker (3) \_\_\_\_\_  
 (2) Ed V. Trans (4) \_\_\_\_\_

Date of interview Oct 19, 1989Type: ☐ Telephonic ☒ Personal (copy is given to ☐ applicant ☒ applicant's representative).Exhibit shown or demonstration conducted: ☐ Yes ☒ No. If yes, brief description: \_\_\_\_\_Agreement ☒ was reached with respect to some or all of the claims in question. ☐ was not reached.Claims discussed: claims 1, 5, 15, 18, 20 and 27Identification of prior art discussed: Daminger et al. (U.S. Patent 4,703,435)

Description of the general nature of what was agreed to if an agreement was reached, or any other comments:

It is agreed that the features "flowchart editor" and "expert system for translating the flowchart into a net list defining the necessary hardware cells of the integrated circuit" are patentable distinct from the reference identified above. Applicant's attorney will amend the claims to include these features.

(A fuller description, if necessary, and a copy of the amendments, if available, which the examiner agreed would render the claims allowable must be attached. Also, where no copy of the amendments which would render the claims allowable is available, a summary thereof must be attached.)

Unless the paragraphs below have been checked to indicate to the contrary, A FORMAL WRITTEN RESPONSE TO THE LAST OFFICE ACTION IS NOT WAIVED AND MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW (e.g., items 1-7 on the reverse side of this form). If a response to the last Office action has already been filed, then applicant is given one month from this interview date to provide a statement of the substance of the interview.

☐ It is not necessary for applicant to provide a separate record of the substance of the interview.☐ Since the examiner's interview summary above (including any attachments) reflects a complete response to each of the objections, rejections and requirements that may be present in the last Office action, and since the claims are now allowable, this completed form is considered to fulfill the response requirements of the last Office action.

Examiner's Signature

PTOL-413 (REV. 1-84)

ORIGINAL FOR INVENTION OR PATENT AND FILE WRAPPER

RCL000228

PATENT

RESPONSE UNDER 37 CFR 1.116-  
EXPEDITED PROCEDURE

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

H. Kobayashi and M. Shindo  
Serial No. 07/143,821  
Filed: January 13, 1988  
For: Knowledge Based Method and  
Apparatus For Designing  
Integrated Circuits Using  
Functional Specifications

Group Art Unit 234  
Examiner: V. Trans

Honorable Commissioner of Patents  
and Trademarks  
Box AF  
Washington, DC 20231

November 15, 1989

AMENDMENT UNDER 37 C.F.R. 1.116

Sir:

In response to the Official Action mailed August  
15, 1989, please amend as follows:

In The Claims:

Please cancel Claims 1-4.

5. (Twice Amended) A computer-aided design  
system for designing an application specific integrated  
circuit directly from architecture independent functional  
specifications for the integrated circuit, comprising  
a macro library defining a set of  
architecture independent operations comprised of actions and  
conditions;

input specification means operable by a user  
for defining architecture independent functional  
specifications for the integrated circuit, said functional  
specifications being comprised of a series of operations  
comprised of actions and conditions, said input  
specification means including means to permit the user to

RCL000229

H. Kobayashi and M. Shindo  
Serial No. 07/143,821  
Filed: January 13, 1988  
Page 2

specify for each operation a macro selected from said macro library;

a cell library defining a set of available integrated circuit hardware cells for performing the available operations defined in said macro library; [and]

cell selection means for selecting from said cell library for each macro specified by said input specification means, appropriate hardware cells for performing the operation defined by the specified macro, said cell selection means comprising an expert system including a knowledge base containing rules for selecting hardware cells from said cell library and inference engine means for selecting appropriate hardware cells from said cell library in accordance with the rules of said knowledge base; and

netlist generator means cooperating with said cell selection means for generating as output from the system a netlist defining the hardware cells which are needed to achieve the functional requirements of the integrated circuit and the connections therebetween.

Please cancel Claims 6 and 13.

Claim 14, line 1, please change "13" to --5--.

15. (Twice Amended) A computer-aided design system for designing an application specific integrated circuit directly from a flowchart defining architecture independent functional requirements of the integrated circuit, comprising

RCL000230



H. Kobayashi and M. Shindo  
Serial No. 07/143,821  
Filed: January 13, 1988  
Page 3

a macro library defining a set of  
architecture independent operations comprised of actions and  
conditions;

flowchart editor means operable by a user for  
creating a flowchart having elements representing said  
architecture independent operations;

said flowchart editor means including macro  
specification means for permitting the user to specify for  
each operation represented in the flowchart a macro selected  
from said macro library;

a cell library defining a set of available  
integrated circuit hardware cells for performing the  
available operations defined in said macro library;

cell selection means for selecting ~~from~~ said  
cell library for each specified macro, appropriate hardware  
cells for performing the operation defined by the specified  
macro, said cell selection means comprising an expert system  
including a knowledge base containing rules for selecting  
hardware cells from said cell library and inference engine  
means for selecting appropriate hardware cells from said  
cell library in accordance with the rules of said knowledge  
base; and

data path generator means cooperating with  
said cell selection means for generating data paths for the  
hardware cells selected by said cell selector means, said  
data path generator means comprising a knowledge base  
containing rules for selecting data paths between hardware  
cells and inference engine means for selecting data paths  
between hardware cells selected by said cell selection means  
in accordance with the rules of said knowledge base and the  
arguments of the specified macros.

RCL000231

H. Kobayashi and M. Shindo  
Serial No. 07/143,821  
Filed: January 13, 1988  
Page 4

Please cancel Claim 16.

20. (Twice Amended) A computer-aided design process for designing an application specific integrated circuit which will perform a desired function comprising

- storing a set of definitions of architecture independent actions and conditions;
- storing data describing a set of available integrated circuit hardware cells for performing the actions and conditions defined in the stored set;
- storing in an expert system knowledge base a set of rules for selecting hardware cells to perform the actions and conditions;
- describing for a proposed application specific integrated circuit a series of architecture independent actions and conditions;
- specifying for each described action and condition of the series one of said stored definitions which corresponds to the desired action or condition to be performed; and
- selecting from said stored data for each of the specified definitions a corresponding integrated circuit hardware cell for performing the desired function of the application specific integrated circuit, said step of selecting a hardware cell comprising applying to the specified definition of the action or condition to be performed, a set of cell selection rules stored in said expert system knowledge base and generating for the selected integrated circuit hardware cells, a netlist defining the

RCL000232

H. Kobayashi and M. Shindo  
Serial No. 07/143,821  
Filed: January 13, 1988  
Page 5

hardware cells which are needed to perform the desired  
function of the integrated circuit and the interconnection  
requirements therefor.

Please cancel Claims 21 and 25.

Claim 26, line 1, please change "25" to --20--.

27. (Twice Amended) A knowledge based design  
process for designing an application specific integrated  
circuit which will perform a desired function comprising  
storing in a macro library a set of macros  
defining architecture independent actions and conditions;  
storing in a cell library a set of available  
integrated circuit hardware cells for performing the actions  
and conditions;  
storing in a knowledge base a set of rules  
for selecting hardware cells from said cell library to  
perform the actions and conditions defined by the stored  
macros;  
describing for a proposed application  
specific integrated circuit a flowchart comprised of  
elements representing a series of architecture independent  
actions and conditions which carry out the function to be  
performed by the integrated circuit;  
specifying for each described action and  
condition of said series a macro selected from the macro  
library which corresponds to the action or condition; and  
applying rules of said knowledge base to the  
specified macros to select from said cell library the  
hardware cells required for performing the desired function

RCL000233

H. Kobayashi and M. Shindo  
Serial No. 07/143,821  
Filed: January 13, 1988  
Page 6

of the application specific integrated circuit and  
generating for the selected integrated circuit hardware  
cells, a netlist defining the hardware cells which are  
needed to perform the desired function of the integrated  
circuit and the interconnection requirements therefor.

---

Please cancel Claim 28.

#### Remarks

This Amendment cancels several claims, thereby significantly reducing the number of claims under consideration. In addition, independent Claims 5, 15, 20 and 27 have been amended to more definitively distinguish applicants' invention over the prior art. The amendments which have been made to these claims involve rewriting the claims to incorporate language previously set forth in dependent claims. As such, no new issues are presented and entry of this Amendment is therefore clearly proper. Favorable reconsideration by the Examiner in light of this Amendment and allowance of all claims as now presented are earnestly solicited.

The recent interview with Examiner Vincent Trans is acknowledged with appreciation. During this interview the independent claims of record were reviewed in detail with the Examiner and it was pointed out to the Examiner how the present invention distinguishes over the prior art. The prior art of record was discussed in detail in the previous response and, for sake of brevity, these previous remarks will not be repeated. Suffice it to say that the present invention distinguishes fundamentally over the prior art by

RCL000234

H. Kobayashi and M. Shindo  
Serial No. 07/143,821  
Filed: January 13, 1988  
Page 7

providing a system and method for designing an application specific integrated circuit at an architecture independent functional behavioral level. Thus, it is not necessary for the user to have the specialized expert knowledge of a highly skilled VLSI design engineer. The invention makes use of artificial intelligence technology, i.e. an expert system, to translate the architecture independent functional level specifications into an architecture specific structural level definition which can be used directly to produce the application specific integrated circuit. It was noted that while the Darringer et al. patent refers at some points in the specification to a so called "functional description", it is clear from a complete reading of the patent specification in context that the specifications used by Darringer et al. are not truly at an architecture independent level, but rather are at a lower level which is indeed hardware architecture dependent and defines the system at a "register-transfer" level description. This is quite clear from the description at column 5 beginning at line 27.

During the interview, the Examiner carefully reconsidered the prior art and applicants' claims, and upon reconsideration agreed that certain features as defined in applicants' claims, such as the "flowchart editor" and the "expert system for translating the flowchart into a netlist defining the necessary hardware cells of the integrated circuit" patentably distinguish applicants' invention from the prior art of record, including Darringer et al. 4,703,435. Thus, it was agreed that Claim 18 in its present form, for example, patentably defines applicants' invention over the prior art of record. Thus, Claim 18 (and Claim 19

RCL000235

H. Kobayashi and M. Shindo  
Serial No. 07/143,821  
Filed: January 13, 1988  
Page 8

which is dependent therefrom) should now be in condition for allowance.

By the present Amendment applicants have cancelled Claims 1-4 and have amended the remaining independent claims so as to place them in condition for allowance. Claim 15 for example has been amended to more clearly recite the use in the system of the present invention of a knowledge base and an inference engine for selecting the hardware cells and for generating data paths between hardware cells. It is submitted that the combination of structural features as recited in Claim 15 defines a novel and unobvious departure from the prior art. Accordingly, Claim 15 and dependent Claim 17 should be in condition for allowance.

Claim 27 is directed to the method aspects of applicants' invention. This claim has been amended to recite the utilization of a flowchart and to additionally recite the generation of a netlist defining the hardware cells of the integrated circuit and the interconnection requirements therefor. This claim and Claims 29 and 30 which are dependent therefrom clearly distinguish applicants' invention over the prior art.

Claim 5 has also been amended to clearly distinguish it over the cited prior art by more clearly defining the expert system aspects of applicants' invention including the provision of a knowledge base containing rules for selecting hardware cells, inference engine means for selecting appropriate hardware cells, and netlist generator means for generating a netlist defining the hardware cells which are needed to perform the functional requirements of the integrated circuit and the connections therebetween. The combination of features as defined in Claim 5 is not

RCL000236


H. Kobayashi and M. Shindo  
Serial No. 07/143,821  
Filed: January 13, 1988  
Page 9

identically shown in any of the cited prior art, and moreover the differences between the invention as defined in this claim and the prior art are quite significant and are not suggested by or obvious from the prior art of record.

Independent Claim 20 has been also amended to emphasize the expert system aspects of applicants' method. Claim 20 as now presented thus defines a combination of method steps which are neither shown nor suggested by the prior art of record.


For the reasons noted it is submitted that all of the claims of the application as now presented are in condition for allowance. Favorable reconsideration by the Examiner, entry of this Amendment, and notification of the allowability of all claims as now presented are earnestly solicited.

Respectfully submitted,



Raymond O. Linker, Jr.  
Registration No. 26,419

Bell, Seltzer, Park & Gibson  
Post Office Drawer 34009  
Charlotte, North Carolina 28234  
Telephone: (704) 377-1561  
ROLjr:kcs  
Our File No. 3868-2

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20531, on November 15, 1989  
  
Raymond O. Linker, Jr.  
Reg. No. 26,419  
Nov 15 89  
Date of Signature

RCL000237



UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

SERIAL NUMBER	FILING DATE	FIRST NAMED APPLICANT	ATTORNEY DOCKET NO.
5,712,145	11/29/89	...	...

EXAMINER	
FELIX D. GRUBER	
ART UNIT	PAPER NUMBER
234	10

DATE MAILED:

11/29/89

## NOTICE OF ALLOWABILITY

## PART I.

1. ☒ This communication is responsive to the amendment filed on Nov. 20, 1989.
2. ☒ All the claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice Of Allowance And Issue Fee Due or other appropriate communication will be sent in due course.
3. ☒ The allowed claims are 5, 7-12, 14, 15, 17-20, 22-24, 26, 27, 29 & 30 (New) renumbered 1-20.
4. ☐ The drawings filed on \_\_\_\_\_ are acceptable.
5. ☐ Acknowledgment is made of the claim for priority under 35 U.S.C. 119. The certified copy has ☐ been received. ☐ not been received. ☐ been filed in parent application Serial No. \_\_\_\_\_ filed on \_\_\_\_\_.
6. ☒ Note the attached Examiner's Amendment.
7. ☐ Note the attached Examiner Interview Summary Record, PTOL-413.
8. ☐ Note the attached Examiner's Statement of Reasons for Allowance.
9. ☐ Note the attached NOTICE OF REFERENCES CITED, PTO-892.
10. ☐ Note the attached INFORMATION DISCLOSURE CITATION, PTO-1449.

## PART II.

A SHORTENED STATUTORY PERIOD FOR RESPONSE to comply with the requirements noted below is set to EXPIRE THREE MONTHS FROM THE "DATE MAILED" indicated on this form. Failure to timely comply will result in the ABANDONMENT of this application. Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).

1. ☐ Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL APPLICATION, PTO-152, which discloses that the oath or declaration is deficient. A SUBSTITUTE OATH OR DECLARATION IS REQUIRED.
2. ☒ APPLICANT MUST MAKE THE DRAWING CHANGES INDICATED BELOW IN THE MANNER SET FORTH ON THE REVERSE SIDE OF THIS PAPER.
  - a. ☒ Drawing informalities are indicated on the NOTICE RE PATENT DRAWINGS, PTO-948, attached hereto or to Paper No. 3. CORRECTION IS REQUIRED.
  - b. ☐ The proposed drawing correction filed on \_\_\_\_\_ has been approved by the examiner. CORRECTION IS REQUIRED.
  - c. ☐ Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION IS REQUIRED.
  - d. ☒ Formal drawings are now REQUIRED.

Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWANCE AND ISSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.

## Attachments:

- Examiner's Amendment  
- Examiner Interview Summary Record, PTOL-413  
- Reasons for Allowance  
- Notice of References Cited, PTO-892  
- Information Disclosure Citation, PTO-1449

- Notice of Informal Application, PTO-152  
- Notice re Patent Drawings, PTO-948  
- Listing of Bonded Draftsman  
- Other

## EXAMINER'S AMENDMENT:

(Note: the followings are of obvious type editorial.)

In claim 22, line 1, change "21" to --20--;

In claim 26, line 1, change "25" to --20--.

RCL000238

V. Trans  
(703) 557-4169

*Felix D. Gruber*

FELIX D. GRUBER  
PRIMARY EXAMINER  
ART UNIT 234





**UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office**

Address: Box ISSUE FEE  
COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

**NOTICE OF ALLOWANCE  
AND ISSUE FEE DUE**

**THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT.  
PROSECUTION ON THE MERITS IS CLOSED.**

**THE ISSUE FEE MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS  
APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED.**

**HOW TO RESPOND TO THIS NOTICE:**

- I. Review the SMALL ENTITY Status shown above.
 

<p>If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:</p> <ol style="list-style-type: none"> <li>A. If the Status is changed, pay twice the amount of the FEE DUE shown above and notify the Patent and Trademark Office of the change in status, or</li> <li>B. If the Status is the same, pay the FEE DUE shown above.</li> </ol>	<p>If the SMALL ENTITY is shown as NO:</p> <ol style="list-style-type: none"> <li>A. Pay FEE DUE shown above, or</li> <li>B. File verified statement of Small Entity Status before, or with, payment of 1/2 the FEE DUE shown above.</li> </ol>
--	---
- II. Part B of this notice should be completed and returned to the Patent and Trademark Office (PTO) with your ISSUE FEE. Even if the ISSUE FEE has already been paid by a charge to deposit account, Part B should be completed and returned. If you are charging the ISSUE FEE to your deposit account, Part C of this notice should also be completed and returned.
- III. All communications regarding this application must give series code (or filing date), serial number and batch number. Please direct all communications prior to issuance to Box ISSUE FEE unless advised to the contrary.

**IMPORTANT REMINDER: Patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees.**

RCL000239



*Linker*

*B<sup>22</sup>*

**PATENT**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Hideaki Kobayashi, et al.  
Serial No. 07/143,821  
Filed: January 13, 1988  
For: KNOWLEDGE BASED METHOD AND  
APPARATUS FOR DESIGNING  
INTEGRATED CIRCUITS USING  
FUNCTIONAL SPECIFICATIONS

Date of Notice of  
Allowance: November 29, 1989  
Issue Batch No. B02

The Honorable Commissioner of  
Patents and Trademarks  
Washington, DC 20231

January 2, 1990

**SUBMITTAL OF FORMAL DRAWINGS**

Sir:

In response to the requirement for new drawings as set forth in Paper No. 3 and the Notice of Allowability mailed November 29, 1989 in the above application, there is enclosed herewith one set (12 sheets) of new formal drawings. It is requested that these new drawings be substituted for the originally filed informal drawings.

Respectfully submitted,

*Raymond O. Linker, Jr.*  
Raymond O. Linker, Jr.  
Registration No. 26,419

Bell, Seltzer, Park & Gibson  
Post Office Drawer 34009  
Charlotte, North Carolina 28234  
Telephone: (704) 377-1561  
ROLjr:kcs  
Our File No. 3868-2

I hereby certify that this correspondence is being deposited with the United States Postal Service and is being sent by first class mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231

*Raymond O. Linker, Jr.*  
Raymond O. Linker, Jr.  
Reg. No. 26,419  
Date of Signature *Jan 2 1990*


RCL000240

U.S. Patent


May 1, 1990

Sheet 1 of 12


4,922,432



*Fig. 1a.*  
FUNCTIONAL  
LEVEL



*Fig. 1b.*  
STRUCTURAL LEVEL



*Fig. 1c.*  
PHYSICAL LAYOUT LEVEL

RCL000241

U.S. Patent

May 1, 1990

Sheet 2 of 12

4,922,432




FIG. 2.




FIG. 3.



RCL000242

U.S. Patent

May 1, 1990

Sheet 3 of 12

4,922,432



RCL000243

U.S. Patent

May 1, 1990

Sheet 4 of 12

4,922,432




Fig. 6.




Fig. 9.

RCL000244

U.S. Patent

May 1, 1990

Sheet 5 of 12

4,922,432




FIG. 7

RCL000245

EDIT DATA	SET BREAKS	STEP	HISTORY ON	CANCEL
SHOW DATA	CLEAR BREAKS	EXECUTE	DETAIL	HELP
SET STATE	SHOW BREAKS	STOP		CLOSE

\*\*\* READY \*\*\*

FIG. 8.






Fig. 10.

RCL000247

U.S. Patent

May 1, 1990

Sheet 8 of 12

4,922,432




FIG. 11.

RCL000248

U.S. Patent

May 1, 1990

Sheet 9 of 12

4,922,432




FIG. 12.

RCL000249

U.S. Patent

May 1, 1990

Sheet 10 of 12

4,922,432




FIG. 13.

RCL000250

U.S. Patent

May 1, 1990

Sheet 11 of 12

4,922,432




FIG. 14.

RCL000251

U.S. Patent

May 1, 1990

Sheet 12 of 12

4,922,432




FIG. 15.

RCL000252



## PART B - ISSUE FEE TRANSMITTAL

110.00-142 B

**MAILING INSTRUCTIONS:** This form is used for transmitting the ISSUE FEE. Blocks 2 through 5 must be completed where appropriate. All further correspondence including the issue fee receipt, the Patent, advanced orders and notification of issuance will be mailed to addressee entered in Block 3 unless you direct otherwise. (a) specifying a new correspondence address in Block 3 below; or (b) providing the PTO with a separate FEE ADDRESS for maintenance fee notifications with the payment of Issue Fee or thereafter. See reverse for Certificate of Mailing.

1. CORRESPONDENCE ADDRESS	2. INVENTOR(S) ADDRESS CHANGE (Complete only if there is a change)
Bell, Seltzer, Park & Gibson Post Office Drawer 34009 Charlotte, North Carolina 28234	INVENTOR'S NAME
	at Address
	City, State and ZIP Code
	CO-INVENTOR'S NAME
	Street Address
	City, State and ZIP Code
	<input type="checkbox"/> Check if additional changes are on reverse side

CLASSIFICATION: 01/13/88 020 TRANS V 204 11/19/89

INVENTOR(S): HIDEKI

KNOWLEDGE BASED METHOD AND APPARATUS FOR DESIGNING INTEGRATED CIRCUITS USING FUNCTIONAL SPECIFICATIONS

CLASSIFICATION: 364-490,000 B02 UTILITY NO \$620.00 02/28/90

3. Further correspondence to be mailed to the following:  Bell, Seltzer, Park & Gibson, P.A. Post Office Drawer 34009 Charlotte, North Carolina 28234	4. For printing on the patent front page, list the names of not more than 3 registered patent attorneys or agents OR alternatively, the name of a firm having as a member a registered attorney or agent. If no name is listed, no name will be printed.	1. Bell, Seltzer, Park & Gibson, P.A.
		2. Gibson, P.A.
		3.

DO NOT USE THIS SPACE

070 03/01/90 07143821

RCL000253

1 142

620.00 TX

5. ASSIGNMENT DATA TO BE PRINTED ON THE PATENT (print or type)		6a. The following fees are enclosed: <input checked="" type="checkbox"/> Issue Fee <input type="checkbox"/> Advanced Order - # of Copies _____
(1) NAME OF ASSIGNEE: 1. International Chip Corporation 2. Ricoh Company, Ltd.		6b. The following fees should be charged to: (Minimum of 10) DEPOSIT ACCOUNT NUMBER 16-0605 (Enclose Part C) <input type="checkbox"/> Issue Fee <input type="checkbox"/> Advanced Order - # of Copies _____ <input checked="" type="checkbox"/> Any Deficiencies in Enclosed Fees (Minimum of 10)
(2) ADDRESS (City, State or Country): 1. Columbia, South Carolina 2. Tokyo, Japan		The COMMISSIONER OF PATENTS AND TRADEMARKS is requested to apply the Issue Fee to the application identified above. (Signature of party in interest or record) (Date) Raymond O. Linker, Jr. 2/19/90 NOTE: The Issue Fee will not be accepted from anyone other than the applicant, a registered attorney or agent, or the assignee or other party in interest as shown by the records of the Patent and Trademark Office.
(3) STATE OF INCORPORATION, IF ASSIGNEE IS A CORPORATION: 1. South Carolina 2. Japan		
A. <input type="checkbox"/> This application is NOT assigned. <input checked="" type="checkbox"/> Assignment previously submitted to the Patent and Trademark Office. <input type="checkbox"/> Assignment is being submitted under separate cover. Assignments should be directed to Box ASSIGNMENTS.		
PLEASE NOTE: Unless an assignee is identified in Block 5, no assignee data will appear on the patent. Inclusion of assignee data is only appropriate when an assignment has been previously submitted to the PTO or is being submitted under separate cover. Completion of this form is NOT a substitute for filing an assignment.		

TRANSMIT FEE - DATE OF MAILING ON REVERSE

PENDING - PENDING (Clearance is pending)

### Certificate of Mailing

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to:

Box ISSUE FEE  
Commissioner of Patents and Trademarks  
Washington, D.C. 20231

on February 19, 1990  
(Date)

Raymond O. Linker, Jr., Reg. No. 26,419  
(Name of person making deposit)

*Raymond Linker*  
(Signature)

Feb 19 1990  
(Date)

Note: If this certificate of mailing is used, it can only be used to transmit the Issue Fee. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawings, must have its own certificate of mailing.

950.00 CK

511 1

158E+150 09\10\90 050

This form is estimated to take 20 minutes to complete. Time will vary depending upon the needs of the individual applicant. Any comments on the amount of time you require to complete this form should be sent to the Office of Management and Organization, Patent and Trademark Office, Washington, D.C. 20231 and to the Office of Information and Regulatory Affairs, Office of Management and Budget, Washington, D.C. 20503.

RCL000254





**BELL, SELTZER, PARK & GIBSON**  
A PROFESSIONAL ASSOCIATION  
ATTORNEYS AT LAW

1211 EAST MOREHEAD STREET  
P. O. DRAWER 34009  
CHARLOTTE, N. C. 28234  
704-377-1561  
FACSIMILE 704-334-2014

PAUL B. BELL  
DONALD M. SELTZER  
CHARLES B. PARK, III  
FLOYD A. GIBSON  
SAMUEL G. LAYTON, JR.  
JULIAN E. CARNES, JR.  
JOELL T. TURNER  
CHARLES B. ELDERKIN  
JOHN L. SULLIVAN, JR.  
JOHN J. BARNHART, III  
RAYMOND O. LINKER, JR.  
JAMES O. MYERS  
MICHAEL D. MCCOY  
BLAS R. ARROYO  
JOSEPH M. HEARD  
PHILIP SUMMA  
MITCHELL S. SIGEL  
KENNETH D. SIBLEY  
DICHSON M. LURO

RICHARD K. WARTHER  
F. MICHAEL SAJOVEC  
JOHN H. THOMAS  
BARBARA K. CALDWELL  
MARTHA O. BARBER  
FRANK BUREHEAD WYATT, II  
PAUL F. REDIGO  
MICHAEL S. CONNOR  
GEORGE M. TAULBEE  
BRIAN P. O'SHAUGHNESSY  
CHRISTOPHER F. REGAN


INTELLECTUAL PROPERTY LAW  
PATENTS, TRADEMARKS, COPYRIGHTS  
& TRADE SECRETS/LICENSING  
ANTITRUST, UNFAIR TRADE PRACTICES,  
TECHNOLOGY AND COMPUTER LAW

RESEARCH TRIANGLE AREA OFFICE  
310 UCB PLAZA  
3605 GLENWOOD AVENUE  
P. O. DRAWER 3107  
RALEIGH, N. C. 27622  
919-881-3140  
FACSIMILE 919-881-3175

TELEX 57-9102  
CABLE CHARPAT

September 17, 1990

The Honorable Commissioner of <sup>DEC 1 1991</sup>  
Patents and Trademarks  
Washington, D.C. 20231



Re: United States Patent of Hideaki Kobayashi, et al.  
Serial No. 07/143,821  
Filed: January 13, 1988  
Patent No. 4,922,432  
Issued: May 1, 1990  
Our File 3868-2

Sir:

It is respectfully requested that a Certificate of Correction be issued for the above-identified patent, in accordance with Rule 322. This request is made in order to correct the mistakes incurred through the fault of the Patent Office.

The mistakes appearing in the patent are set forth on the Certificate of Correction enclosed herewith, with an additional copy thereof and a postal card being enclosed in accordance with the present Patent Office practice.

Respectfully submitted,

*Raymond O. Linker, Jr.*  
Raymond O. Linker, Jr.  
Registration No. 26,419

ROLjr/kcs

Enclosures

RCL000255

Staple  
Here  
Only

PRINTERS TRIM LINE

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 4,922,432

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the face of the patent under the section "References Cited" under "Other Publications":

"Verifying Compiled Silicon", by E. K. Cheng, VLSI Design, Oct. 1984, pp. 1-4." should be -- "Verifying Compiled Silicon", by E. K. Cheng, VLSI Design, Oct. 1984, pp. 1-4." --. P ✓

"quality of Designs from An Automatic Logic Generator", by T. D. Friedman et al., IEEE 7th DA Conference, 1970, pp. 71-89." should be -- "Quality of Designs from An Automatic Logic Generator", by T. D. Friedman et al., IEEE 7th DA Conference, 1970, pp. 71-89. --. P ✓

"Trevillyan-Trickey, H., Flamel: A High Level Hardware Compiler, IEEE Transactions On Computer Aided Design, Mar. 1987, pp. 259-269." should be -- Trevillyan-Trickey, H., Flamel: A High Level Hardware Compiler, IEEE Transactions On Computer Aided Design, Mar. 1987, pp. 259-269. --. P ✓

## In the abstract:

Every occurrence of "functional architecture independent" should be -- architecture independent functional --. CK ✓

## In the Specification:

Column 1, line 19, "a" should be -- an --. P ✓

## MAILING ADDRESS OF SENDER:

Bell, Seltzer, Park & Gibson  
Post Office Drawer 34009  
Charlotte, NC 28234

PATENT NO. 4,922,432

No. of add'l. copies  
@ 30¢ per page



Staple  
Here  
Only!

PRINTER'S TRIM LINE

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 4,922,432

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 2, line 10, "functional architecture independent" should be -- architecture independent functional --. *CLK* ✓

Column 2, line 21, "functional architecture independent" should be -- architecture independent functional --. *CLK*

Column 2, lines 29-30, "functional architecture independent" should be -- architecture independent functional --. *CLK* ✓

Column 2, line 31, "structural" should be after "specific". *CLK* ✓

Column 3, lines 51-52, "representation" should be after "architecture independent". *CLK* ✓

Column 3, lines 61-62, "integrated" should be after "specific". *CLK* ✓

Column 6, line 62, after "22" insert -- . --. *P* ✓

Column 7, line 43 (in Table/1), "C = A B" should be -- C = A^B --. *P* ✓

Column 8, line 9 should end with the word "flowchart" and "history" should begin on the next line. *P* ✓

MAILING ADDRESS OF SENDER:  
Bell, Seltzer, Park & Gibson  
Post Office Drawer 34009  
Charlotte, NC 28234

PATENT NO. 4,922,432

No. of add'l. copies  
@ 30¢ per page



Staple  
Here  
Only

PRINTERS TRIM LINE

UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION

PATENT NO. : 4,922,432

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 10, line 23, "data paths" should be  
-- datapaths --. *P* ✓

Column 10, line 68, delete "The rule format to be used is  
as follows:" *P* ✓

Column 12, line 54, "Engineering" should be  
-- Engineering --. *P* ✓

Column 13, line 55, "block" should be -- blocks --. *P* ✓

In the Claims:

Column 14, line 68, before "means" (first occurrence)  
insert -- specification --, after "means" (second  
occurrence) delete "specification". *OK* ✓

Column 15, line 9, before "means" (first occurrence)  
insert -- specification --, after "means" (second  
occurrence) delete "specification". *OK* ✓

Column 15, line 35, after "circuit" insert -- , --. *P* ✓

Column 15, line 36, "marco" should be -- macro --. *P* ✓

Column 15, line 49, "form" should be -- from --. *P* ✓

MAILING ADDRESS OF SENDER:

Bell, Seltzer, Park & Gibson  
Post Office Drawer 34009  
Charlotte, NC 28234

PATENT NO. 4,922,432

No. of  
© 30

Staple  
Here  
Only!

PRINTER'S TRIM LINE

UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION

PATENT NO. : 4,922,432

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 16, line 14, "condition" should be  
-- conditions --. ✓

Column 17, line 19, after "base" insert -- a --. P ✓

MAILING ADDRESS OF SENDER:

Bell, Seltzer, Park & Gibson  
Post Office Drawer 34009  
Charlotte, NC 28234

PATENT NO. 4,922,432

No. of add'l. copies  
@ 30¢ per page



Staple  
Here  
Only!

PRINTER'S TRIM LINE

UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION

PATENT NO. : 4,922,432

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 16, line 14, "condition" should be  
-- conditions --. § ✓

Column 17, line 19, after "base" insert -- a --. p ✓

MAILING ADDRESS OF SENDER:

Bell, Seltzer, Park & Gibson  
Post Office Drawer 34009  
Charlotte, NC 28234

PATENT NO. 4,922,432

No. of add'l. copies  
@ 30¢ per page

RCL000260



UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION

PATENT NO. : 4,922,432

Page 1 of 4

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

ON TITLE PAGE: under the section "References Cited" under "Other Publications":

"Verifying Compiled Silicon", by E. K. cheng, VLSI Design, Oct. 1984, pp. 1-4." should be -- "Verifying Compiled Silicon", by E. K. Cheng, VLSI Design, Oct. 1984, pp. 1-4." --.

"quality of Designs from An Automatic Logic Generator", by T. D. Friedman et al., IEEE 7th DA Conference, 1970, pp. 71-89." should be -- "Quality of Designs from An Automatic Logic Generator", by T. D. Friedman et al., IEEE 7th DA Conference, 1970, pp. 71-89. ---.

"Trevillyan-Trickey, H., Flamel: A High Level Hardward Compiler, IEEE Transactions On Computer Aided Design, Mar. 1987, pp. 259-269." should be -- Trevillyan-Trickey, H., Flamel: A High Level Hardware Compiler, IEEE Transactions On Computer Aided Design, Mar. 1987, pp. 259-269. --.

In the abstract:

Every occurrence of "functional architecture independent" should be -- architecture independent functional --.

Column 1, line 19, "a" should be -- an --.

RCL000261

UNITED STATES-PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION

PATENT NO. : 4,922,432

Page 2 of 4

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 2, line 10, "functional architecture independent" should be -- architecture independent functional --.

Column 2, line 21, "functional architecture independent" should be -- architecture independent functional --.

Column 2, lines 29-30, "functional architecture independent" should be -- architecture independent functional --.

Column 2, line 31, "structural" should be after "specific".

Column 3, lines 51-52, "representation" should be after "architecture independent".

Column 3, lines 61-62, "integrated" should be after "specific".

Column 6, line 62, after "22" insert -- . --.

Column 7, line 43 (in Table 1), "C = A B" should be -- C = A^B --.

Column 8, line 9 should end with the word "flowchart" and "history" should begin on the next line.

RCL000262



UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION

PATENT NO. : 4,922,432

Page 3 of 4

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 10, line 23, "data paths" should be  
-- datapaths --.

Column 10, line 68, delete "The rule format to be used is  
as follows:".

Column 12, line 54, "Engineering" should be  
-- Engineering --.

Column 13, line 55, "block" should be -- blocks --.

In the Claims:

Column 14, line 68, before "means" (first occurrence)  
insert -- specification --; after "means" (second  
occurrence) delete "specification".

Column 15, line 9, before "means" (first occurrence)  
insert -- specification --; after "means" (second  
occurrence) delete "specification".

Column 15, line 35, after "circuit" insert -- , --.

Column 15, line 36, "marco" should be -- macro --.

Column 15, line 49, "form" should be -- from --.

RCL000263

**UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION**

PATENT NO. : 4,922,432

Page 4 of 4

DATED : May 1, 1990

INVENTOR(S) : Hideaki Kobayashi, et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 16, line 14, "condition" should be  
-- conditions --.

Column 17, line 19, after "base" insert -- a --.

**Signed and Sealed this  
Fourteenth Day of January, 1992**

*Attest:*

HARRY F. MANBECK, JR.

*Attesting Officer*

*Commissioner of Patents and Trademarks*

RCL000264

*The  
United  
States  
of  
America*



PTO UTILITY GRANT

Paper Number 12

The Commissioner of Patents  
and Trademarks

*Has received an application for a patent  
for a new and useful invention. The title  
and description of the invention are en-  
closed. The requirements of law have  
been complied with, and it has been de-  
termined that a patent on the invention  
shall be granted under the law.*

*Therefore, this*

United States Patent

*Grants to the person or persons having  
title to this patent the right to exclude  
others from making, using or selling the  
invention throughout the United States  
of America for the term of seventeen  
years from the date of this patent, sub-  
ject to the payment of maintenance fees  
as provided by law.*

*Jeffrey M. Saxe*

Acting Commissioner of Patents and Trademarks

*Melvinia Gary*  
Attest

RCL000265

# EXHIBIT 6

**United States Patent** [19]**Darringer et al.**[11] **Patent Number:** 4,703,435[45] **Date of Patent:** Oct. 27, 1987[54] **LOGIC SYNTHESIZER**[75] **Inventors:** John A. Darringer, Mahopac;  
William H. Joyner, Jr., Katonah,  
both of N.Y.[73] **Assignee:** International Business Machines  
Corporation, Armonk, N.Y.[21] **Appl. No.:** 631,364[22] **Filed:** Jul. 16, 1984[51] **Int. Cl.<sup>4</sup>** ..... G06F 7/00; G06F 15/60[52] **U.S. Cl.** ..... 364/489; 364/300;  
364/488[58] **Field of Search** ..... 364/488, 489, 490, 491,  
364/300; 307/303[56] **References Cited****U.S. PATENT DOCUMENTS**

4,377,849	3/1983	Finger et al.	364/491
4,580,228	4/1986	Noto	364/300 X
4,591,993	5/1986	Griffin et al.	364/491
4,612,618	9/1986	Pryor et al.	364/488 X

**FOREIGN PATENT DOCUMENTS**

0168650 1/1986 European Pat. Off.

**OTHER PUBLICATIONS**Friedman et al., "Methods used in an Automatic Logic Design Generator (Alert)", *IEEE Trans. Comp. C-18*, pp. 593-614, 1969.Mitchell et al., "The Use of High Speed Proms to Generate Boolean Functions.", *Wescon Technical Papers*, Sep. 1978, pp. 1-7.

Mano, "Digital Logic and Computer Design", Ch. 3, pp. 72-103, 1979.

Introduction to the Automated Synthesis of Computer; Herbert Schorr; Department of Electrical Engineering Digital Systems.

Laboratory Technical Report No. 16 (Mar. 1962). Ph.D. Thesis, Princeton University.

Minimization of Boolean Functions; F. J. Hill et al.; "Introduction to Switch Theory and Logical Design", 1973.

The Description, Simulation, and Automatic Imple-

mentation of Digital Computer Processors; John A. Darringer.

The Experimental Compiling System; F. E. Allen; IBM J. Res. Development; vol. 24, No. 6, Nov. 1980.

Logic Synthesis Through Local Transformation; John A. Darringer; IBM Journal of Research and Development; vol. 25, No. 4, Jul. 1981.

Programming Language; Yaohan Chu; vol. 8, No. 10, 10/65.

Development and Application of a Designer Oriented Cyclic Simulator; G. J. Parasch; 13th DA Conference 1976.

Logic Synthesis; Melvin A. Breuer; M. Breuer "Design Automation of Digital Systems", Prentice-Hall 1972.

Synthesis of Combinational Logic Networks; D. L. Dietmeyer "Logic Design of Digital Systems"; Allyn &amp; Bacon, Boston 1978.

Quality of Designs from an Automatic Logic Generator (Alert)\*; Theodore D. Friedman and Sih-Chin Yang; 7th DA Conference 1970.

On Logic Comparison; Leonard Berman; 18th DA Conference 1981.


(List continued on next page.)

**Primary Examiner**—Errol A. Krass**Assistant Examiner**—Joseph L. Dixon**Attorney, Agent, or Firm**—Sughrue, Mion, Zinn, Macpeak, and Seas

[57]

**ABSTRACT**

Logic is synthesized from a flowchart-level description by first generating an AND/OR logic design, simplifying the AND/OR logic, converting the AND/OR logic to NAND or NOR logic, applying particular sequences of simplifying transformations to the NAND or NOR logic, converting the simplified NAND or NOR logic to a target technology, and simplifying the target technology where possible. The end result is an interconnection of primitives of the target technology in a language from which automated logic diagrams can be produced.

**24 Claims, 33 Drawing Figures**

RCL008592

4,703,435

Page 2

---



OTHER PUBLICATIONS

Automated Exploration of the Design Space for Register-Transfer (RT) Systems: Barbacci Mario Roberto; The Design and Analysis of an Automated Design Style Selector: Thomas Donald Earl, Jr. Automation of Module Set Independent Register-Transfer Level Design: Edward Alfred Snow, III. A new Look at Logic Synthesis; John A. Darringer; 17th DA Conference 1980. Experiments in Logic Synthesis; John A. Darringer; IEEE ICC 1980. Methods used in an Automatic Logic Design Generator (Alert); Theodore D. Friedman; IEEE Transactions on Computers; vol. C-18, No. 7, Jul. 1969.


Register-Transfer Level Digital Design Automation: The Allocation Process; Louis Hafer; 15 DA Conference 1978. The CMU Design Automation System; An Example of Automated Data Path Design; A. Parker et al.; 16 DA Conference 1979. Lores-Logic Reorganization System; Shunichiro Nakamura et al.; 15 DA Conference 1978. Translation of a DDL Digital System Specification to Boolean Equations; James R. Duley and Donald L. Dietmeyer, IEEE Trans. on Comp. vol. C-18, No. 14, '69. DDL-A Digital System Design Language; James Robert Duley; Ph.D. 1967.

RCL008593

U.S. Patent Oct. 27, 1987 Sheet 1 of 5 4,703,435











## U.S. Patent Oct. 27, 1987 Sheet 2 of 5 4,703,435





U.S. Patent Oct. 27, 1987 Sheet 3 of 5 4,703,435



U.S. Patent Oct 27, 1987 Sheet 4 of 5 4,703,435

FIG 4




FIG 5a  
ELIMINATE COMMON  
TERMS




FIG 5b  
SIMPLIFY PARITY  
OPERATORS
















FIG 6



## U.S. Patent Oct. 27, 1987 Sheet 5 of 5 4,703,435



## LOGIC SYNTHESIZER

## BACKGROUND OF THE INVENTION

This invention is directed to logic design, and more particularly to a method of automated logic design.

As the complexity of processors has increased, the task of processor logic design has become more difficult. The designer may begin by designing a flow chart or other register-transfer level description to describe the intended operation of the processor, and the processor operation is then simulated from this description in order to ensure that a processor operating in accordance with the flow chart will provide the desired results. A logic implementation is then designed to achieve the operation described in the flow chart, and the resulting logic diagram and original flow chart specification are compared to ensure consistency. Finally, a physical layout is designed in accordance with the logic diagram implementation.

The above process has become significantly more difficult and extraordinarily time consuming with the increasing complexity of the processors being designed. For example, each chip in the 3081 processor available from International Business Machines Corporation includes over 700 circuits capable of performing extremely complex functions. The flow chart specification of such a processor will be quite complex, and even a first attempt at a logic diagram implementation will require a substantial amount of time. Further, with increasing processor complexity, the competing interests of gate count and timing constraints become increasingly difficult to satisfy. More particularly, a typical timing constraint may be that a signal must be provided from the output of register A to the input of register B within some predetermined period of time, and the designer may first propose a logic arrangement intended to satisfy this timing constraint while using a minimal number of gates in the circuit path between registers A and B. After timing analysis, however, it may be discovered that the timing constraint has not been satisfied, and the designer must then revise the arrangement of logic between the registers A and B, e.g., by using a larger number of gates to improve the processing speed in that area. Several iterations of design may be required before a logic design is obtained which indeed satisfies all timing constraints with the minimum gate count, and it is therefore not uncommon for the logic design to be quite costly in terms of engineering time.

In view of the above, there has been significant recent activity in the field of automatic logic synthesis. Early work centered on developing algorithms for translating a boolean function into a minimum 2-level network of boolean primitives, and extensions were developed for handling limited circuit fan-in and alternative cost functions. However, because these algorithms employ 2-level minimization, the time required to implement these algorithms increases exponentially with the number of circuits. The use of such algorithms therefore becomes impractical in designing large processors.

Other efforts have attempted to raise the level of specification, e.g., by beginning with behavioral specifications and producing technology-independent implementations at the level of boolean equations. However, the results of such techniques were usually more expensive than manual implementations and did not take advantage of the target technology. For example, the

system described by T.D. Friedman et al, in "METHODS USED IN AN AUTOMATIC LOGIC DESIGN GENERATOR (ALERT)," IEEE Trans. on Computers, Vol. C-18, No. 7 pp. 593-614 (1969), produced an implementation for an IBM 1800 processor which required 160% more gates than the manual design for that processor. Several attempts have been made to produce more efficient logic and to give the designer more control over the implementation, e.g., as described by: H. Schorr, "Toward the Automatic Analysis and Synthesis of Digital Systems," Ph.D. Thesis, Princeton University, Princeton, NJ, 1962; C.K. Mestenyi, "Computer Design Language Simulation and Boolean Translation," Technical Report 68-72, Computer Science Department, University of Maryland, College Park, MD, 1968; F.J. Hill and G. R. Peterson, *Digital Systems: Hardware Organization and Control*, John Wiley & Sons, Inc., New York, 1973. However, this control has resulted in specification language constraints, so that the specification is at a fairly low level and in closer correspondence with the implementation. This necessarily decreases the advantage of an automated approach, bringing it closer to a system for logic entry rather than logic synthesis.

Several tools have been developed to support the early part of the design cycle, e.g., as described in: M. Barbacci, "Automated Exploration of the Design Space for Register Transfer Systems," Ph.D. Thesis, Carnegie-Mellon University, Pittsburgh, PA, 1973; D. E. Thomas, "The Design and Analysis of an Automated Design Style Selector," Ph.D. Thesis, Carnegie-Mellon University, Pittsburgh, PA, 1977; E. A. Snow, "Automation of Module Set Independent Register-Transfer Level Design," Ph.D. Thesis, Carnegie-Mellon University, Pittsburgh, PA, 1978; L. J. Hafer and A. C. Parker, "Register-Transfer Level Digital Design Automation: The Allocation Process," *Proceedings of the Fifteenth Design Automation Conference*, Las Vegas, NV, 1978, pp. 213-219; A. Parker, D. Thomas, D. Siewiorek, M. Barbacci, L. Hafer, G. Leive, and J. Kim, "The CMU Design Automation System - An Example of Automated Data Path Design," *Proceedings of the Sixteenth Design Automation Conference*, Las Vegas, NV, 1978, pp. 73-80. The technique described in the last-cited publication began with a functional description of a machine and produced an implementation in two technologies of the registers, register operators and their interconnections, but not the control logic to sequence the register transfers. For both TTL and CMOS implementations, however, the automated implementation required substantially more chip area than existing manual designs.

There has also been recent work in logic remapping, i.e., transforming existing implementations from one technology to another. S. Nakamura et al S. Nakamura, S. Murai, C. Tanaka, M. Terai, H. Fujiwara, and K. Kinoshita, "LORES-Logic Reorganization System," *Proceedings of the Fifteenth Design Automation Conference*, Las Vegas, NV, 1978, pp. 250-260; describe a system which will help a designer translate an existing small-or medium-scale integration implementation into large-scale integration. However, remapping usually involves one-to-one substitution of new technology primitives for old technology primitives, and this often fails to take advantage of simplification which may be available at a higher technology-independent level.

## SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide an automated logic synthesis technique which overcomes the above-described drawbacks. It is a more particular object of the present invention to provide such an automated logic synthesis technique which is capable of operating at a relatively high speed while achieving end results comparable to those obtained by manual design. It is a still further object of this invention to provide such an automatic logic synthesis technique capable of achieving satisfactory results in a number of different technologies.

Briefly, these and other objects of the invention are achieved by a logic synthesis method in which a register-transfer level flowchart specification is translated in a straightforward manner into a simple AND/OR logic implementation. After expanding the logic implementation to elementary representation and then applying textbook simplifications, the simplified AND/OR implementation is translated to a NAND or NOR implementation, depending on the target technology. The NAND or NOR implementation is then simplified by applying a sequence of simplification transformations which have been found by the present inventors to achieve satisfactory results, with the transformation sequence being modified to achieve "normal," "fast" or "small" logic designs. After simplification at the NAND/NOR level, the logic implementation is then translated to the target technology and further simplified. The result is an interconnection of the primitives of the target technology in a language from which automated logic diagrams can be produced in a known manner, and which can be submitted to existing programs for automated placement and wiring and chip fabrication.

## BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be more clearly understood from the following description in conjunction with the accompanying drawings, wherein:

FIG. 1 is a conceptual diagram of the logic synthesis technique according to the present invention;

FIG. 2 is a chart illustrating the multiple levels of simplification in the logic synthesis technique according to the present invention;

FIGS. 3(a)-3(p) illustrate simplifying transformations at the NAND/NOR level;

FIG. 4 is a simple illustration of a portion of a flowchart specification from which the present invention begins;

FIGS. 5(a)-(b) illustrate simplifications which may be performed at the AND/OR level;

FIG. 6 is a diagram illustrating the different scenarios of simplification at the NAND/NOR level;

FIG. 7(a)-7(c) illustrate examples of simplification at the hardware level; and

FIGS. 8(a)-8(b), 9(a)-(c) and 10(a)-10(c) illustrate further examples of technology-specific hardware simplifications.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The logic synthesis method according to the present invention is generally illustrated in FIG. 1. Previous publications describing some aspects of the system according to this invention, all of which are incorporated herein by reference, are: J. A. Darringer and W. H.

Joyner, "A New Look at Logic Synthesis," *Proceedings of the Seventeenth Design Automation Conference* Minneapolis, MN, 1980, pp. 543-549; J. A. Darringer, W. H. Joyner, L. Berman, and L. Trevillyan, "Experiments in Logic Synthesis," *Proceedings of the IEEE International Conference on Circuits and Computers ICC80*, Port Chester, NY, 1980, pp. 234-237A; J. A. Darringer, W. H. Joyner, C. L. Berman and L. Trevillyan, "Logic Synthesis Through Local Transformations," *IBM Journal of Research and Development*, Vol. 25 No. 4, July 1981.

The present invention is an automatic replacement for part of the manual design process. It operates on a logic design at three levels of abstraction. It begins with an initial implementation generated in a straightforward manner from the specification. The implementation can be simplified at this level, and then moved to the next level. This simplification is accomplished by transformations, either locally or globally, to achieve the simplification or refinement. By being able to operate on the implementation at several levels, the system can often make a small change at one level that will cause a larger simplification at a lower level. By using function-preserving transformations, it is ensured that in all cases the implementation produced will be functionally equivalent to the specified behavior. The inputs to the system illustrated in FIG. 1 are a description, in a register-transfer level, flow chart-control language, of logic functions to be implemented on a chip in a specified master slice technology, together with the interface constraints and a technology file which characterizes the target technology. The output of the system is a detailed interconnection of the primitives of the target technology in a language from which automated logic diagrams (ALD's) may be produced and which can be submitted to existing programs for automated placement and wiring and chip fabrication. The output implementation is in terms of the target technology and satisfies technology-specific constraints. Some timing or other physical problems may not be detectable before placement and wiring, and in such cases the synthesis process is repeated with a revised specification or modified constraints until an acceptable implementation is achieved.

The method according to this invention comprises PL/I programs operating on a representation of the logic in a data management system. The data management system is preferably that described by F. E. Allen et al, "THE EXPERIMENTAL COMPILING SYSTEM," *IBM Journal of Research and Development*, Volume 24 (1980), pages 695-715. The logic synthesis data base uses a single organization component referred to as a "box," with each box having input and output terminals which are connected by wires to other boxes. Each box also is designated by a type, which may be a primitive or may reference a definition in terms of other boxes. Thus, a hierarchy of boxes can be used, and an instance of a high-level box such as a parity box can be treated as a single box or expanded into its next-level implementation when that is desirable.

The logic synthesis data base is made of two groups of tables. The first group describes the technology being used, and is created from a technology file containing, for each box type, information such as name, function and number and names of input and output pins. These data are created in batch mode and read during initialization of the interactive system.

5

4,703,435

The second group of tables contains the representation of the logic created by the system. This group consists of a box table, a signal table and a set of auxiliary tables which describe the relationship between the boxes and the signals. There is some intentional redundancy in the data, i.e., each box has a complete list of input and output signals and each signal has a source and a list of sinks. Every box table entry contains type information which provides a link to the technology group, thus allowing programs to obtain technology information about a specific box.

Using the system generally illustrated in FIG. 1, a synthesis process according to the present invention may follow the sequence of steps shown in FIG. 2. FIG. 2 illustrates the three essential levels of description used in the method of the present invention: the initial AND/OR level 104, a NAND or NOR level 106 (depending on the target technology), and a hardware level 108 in which the types of the boxes are books or primitives of the target technology. At every level, the implementation is a network of boxes connected by signals. The purpose of this type of implementation is to find a set of transformations and a sequence of applying these transformations such that the original functional specification could be transformed by a sequence of small steps into an acceptable implementation.

As pointed out above, the process of this invention begins at step 100 with a register-transfer level description e.g. of the type shown in FIG. 4. The description consists of two parts: a specification of the inputs, outputs and latches of the chip to be synthesized; and a flowchart-like specification of control, describing for a single clock cycle of the machine how the chip outputs and latches are set according to the values of the chip inputs and previous values of the latches. At step 102 in FIG. 2, the register-transfer level description undergoes a simple translation to an initial implementation of AND/OR logic. This AND/OR level is produced by merely replacing specification language constructs with their equivalent AND/OR implementations in a well known manner, e.g., as described in J. R. Duley, "DDL - A Digital Design Language," Ph.D. Thesis, University of Wisconsin, Madison, WI, 1968; or J. A. Darringer, "The Description, Simulations and Automatic Implementation of Digital Computer Processors," Ph. D. Thesis, Carnegie-Mellon University, Pittsburgh, PA, 1969. At this first level 104 in FIG. 2, the logic begins in the form of an interconnection of boxes designated by types representing the operations which the perform, e.g., AND, OR, NOT, PARITY, EQ, XOR, DECODE, REGISTER (generic latch), SENDER, RCVR. At step 104 in FIG. 2, the initial AND/OR implementation is first expanded by taking all operators more complex than AND, OR or NOT and replacing these more complex operators with combinations of AND, OR, and NOT. Beginning with this expanded AND/OR logic, simplification is achieved by invoking PL/I program transformations which search for patterns of interconnected primitives and replace them by functionally equivalent patterns which are simpler in that they use fewer instances of operators, fewer connections, etc. The transformations at the AND/OR level 104 are local, textbook simplifications of boolean expressions, most of these simplifications reducing the number of boxes but not producing a normal form. Examples of simplifications are shown in FIGS. 5(a) and 5(b). Some of these transformations are similar to optimizing compiler techniques, e.g., constant propaga-

6

tion (moving "0" or "1" signals through logic blocks), common term elimination (combining blocks which compute the same function), combining nested associative/commutative operators, eliminating single input AND's and OR's, etc. Further examples of transformations used are as follows:

NOT(NOT(a))→a  
AND(a, NOT(a))→0  
OR(a, NOT(a))→1  
OR(a, AND(NOT(a), b))→OR(a, b)  
XOR(PARITY(a<sub>1</sub>, . . . , a<sub>n</sub>), b)→  
PARITY(a<sub>1</sub>, . . . , a<sub>n</sub>, b)  
AND(a, 1)→a  
OR(a, 1)→1

These transformations may leave fragments of logic disconnected, and this can be cleaned up in a manner similar to the way in which compilers perform dead-code elimination.

After simplification at the AND/OR level 104, the simplified AND/OR implementation is transformed into a NAND or NOR implementation. Whereas AND/OR logic requires the use of multiple different operators in a logic design, NAND or NOR logic requires fewer operators, i.e., in a NAND logic design all logical functions can be implemented using some combination of only NAND gates. Whether a NAND or NOR implementation is produced is dependent upon the primitives available in the target technology. However, the NAND or NOR description is not technology-specific, in that there are no fan-in or fan-out restrictions. (Fan-in refers to the number of signals coming into a box, and fan-out refers to the number of sinks or destinations of a signal.) The transition to these primitives is accomplished naively by local transformations and may introduce unnecessary double NANDs or NORs which will be eliminated later. Also at this point, the chip interface information is used to place generic, i.e., not technology-specific, senders and receivers on the chip inputs and primary outputs, and to insert inverters where necessary to ensure the correct signal polarities. Techniques for accomplishing this transformation are well-known and need not be described here in detail.

At step 106 in FIG. 2, simplifying transformations are applied to each signal in the network. The NAND and NOR transforms are more difficult, and extensive experiments by the present inventors at the NAND/NOR level have resulted in a sequence or "scenario" of transformations which will produce acceptable results. The transformations are local in that they replace a small subgraph of the network (usually five or fewer boxes) with another subgraph which is functionally equivalent but simpler according to some measure. These transformations attempt to reduce the number of boxes of the implementation without increasing the number of connections. To accomplish this, the transformations must check the fan-out of the various signals involved, since this will affect the number of boxes and signals actually removed. Some of the transformations attempt to remove reconvergent fan-out which contributes to untestable stuck faults.

Some of the transformations are applied throughout the network in a number of iterations, preferably until no more transformations apply. FIGS. 3(a)-3(n) illustrate the NAND transformations NTR1 thru NTR10 used in one embodiment of this invention, and the NOR transformations would be identical except for the operator. Each transformation has an associated condition that determines if the replacement will simplify the



7

implementation by reducing boxes or connections. These conditions depend on the fan-out of the intermediate signals and on whether the target technology is assumed to have dual-rail output.

Experiments with the NAND/NOR level transformations have resulted in a normal sequence or "scenario," of transformations which have produced acceptable results. A "fast" scenario was developed which resulted in shorter path lengths, and a "small" scenario was also developed to obtain smaller designs. These are generally indicated in FIG. 6. In the preferred embodiment of this invention, the sequence of steps in the normal NAND/NOR scenario would be as follows:

APPLY GENNOR: (or APPLY GENNAND);  
UNTIL NOCHANGE APPLY NTR1, NTR2,  
CLEANUP, NTR3, NTR4, NTR10, CLEANUP,  
NTR7, NTR9, PROPCON, CLEANUP, CTE,  
CLEANUP;  
FANIN 4;  
APPLY NTR6A, FACTORN, NTR6A, CLEANUP;  
APPLY NTR10, CLEANUP, NTR7 (NOIN-  
CREASE), NTR9, PROPCON, CLEANUP;  
APPLY CTE, CLEANUP; FANIN 8;  
APPLY NFANIN, NTR11, CLEANUP;

The GENNOR or GENNAND transformations merely transform the AND/OR implementation into either NAND or NOR logic in accordance with the target technology. This type of transformation is well understood in the art and need not be described in detail here.

NTR1 in FIG. 3(a) removes double inverters and always applies, since it is always considered desirable to reduce the number of cells, and because this transformation does not increase connects or path lengths. This transform, and others, may in some instances increase fan out, but the fan out can be reduced, if necessary, at a later point.

NTR2 in FIG. 3(b) applies only if  $s_1$  has no fan out and  $s_2$  fans out only to primitives, i.e., either NANDs or NORs. This transform will not apply if it will result in an increase in the number of connects. For example, in the transformation illustrated in FIG. 3(b), gates 10 and 12 are eliminated and their corresponding input and output connections are also eliminated. However, if  $s_2$  fans out to four NANDs, it would be necessary to apply the NTR2 transformation to each one, resulting in an increase in the number of connects.

NTR3 in FIG. 3(c) applies only if none of the gate outputs  $s_i$  fans out,  $s_i$  does not fan out, and no gate  $B_i$  exceeds the fan-in threshold for a single-cell book. This helps set up later dotting.

NTR4 in FIG. 3(d) removes redundancy locally. Redundancy is a property of a combinational logic circuit, and is present when the network contains a signal that can be set to a constant value without changing the function of that network. NTR4 also replicates logic if the output  $s$  of gate 12 fans out.

NTR6A in FIG. 3(g) sets up dotting and is only run if dotting is allowed in the target technology.

NTR7 eliminates some forms of redundant connections. This transform will replicate boxes, if necessary, unless the parameter NOINCREASE is specified. NTR7 actually comprises three transforms illustrated in FIGS. 3(h)-3(j), all of which are run each time NTR7 is called for in the above program.

NTR9 in FIG. 3(i) handles cases where a signal and its negation both go to a NOR or NAND gate. The "0"

4,703,435

8

input to gate 14 will be a "1" for the equivalent NOR transformation. This transform should be followed by PROPCON, described below.

NTR10 includes two different transforms illustrated in FIGS. 3(m) and 3(n), both of which are run each time NTR10 is called for. The NTR10 transform is run only if the outputs of gates 18 and 20 and FIG. 3(n) do not fan out.

NTR11 in FIG. 3(o) makes all generic registers (considered to have the OR function) have a fan-in of 1 by preceding each register with an appropriate number of primitives.

PROPCON, CLEANUP and CTE are analogous to the compiler operations of constant propagation elimination, dead-code elimination and common sub-expression elimination, respectively. Common sub-expression elimination, or common term elimination, refers to locating boxes which produce the same logic value, eliminating one box, and sharing the output of the other box.

FANIN 4 does not in itself perform any transformation but instead sets a variable known as "FANIN" to a value of 4.

FACTORN examines only boxes exceeding the FANIN limitations specified by the variable FANIN. It then applies the transformation of FIG. 3(p). This transformation will not reduce all boxes to below the specified FANIN limit, but only those boxes to which it applies by finding common sinks.

NFANIN corrects the fanin to the specified limit by building fanin trees which it constructs to have the fewest boxes and then to lengthen as few paths as possible.

In a NOCHANGE loop, the transformations are repeatedly run in their specified order until no further change in the logic occurs. In general, the order of the transformations and their inclusion in the NOCHANGE loop is such that succeeding transformations are invoked when preceding transformations can cause them to apply. For example, in the first loop, the sequence beginning with NTR9 is used to remove gates having complementary inputs. Since this can produce constant zeros or ones, constant propagation (PROPCON), removal of unconnected boxes (CLEANUP), common term elimination (CTE), and then more CLEANUP (to deal with now-unconnected common terms) must be run. On the other hand, after fan-in correction by factoring and NFANIN, some transformations should not be run, because they may destroy the fan-in limits already enforced.

In looking again at the program above, it can be seen that certain sequences of functions are performed, with some functions comprising a plurality of transformations. More particularly, with regard to the first NOCHANGE loop, transformations NTR1, NTR2, CLEANUP, NTR3 operate to reduce logic depth, i.e., number of levels of logic from input to output, with NTR1 reducing logic depth from two levels to one and NTR2 reducing logic depth from three levels to one. NTR3 at first glance appears to provide no depth reduction, since it transforms three levels of logic to three levels of logic. However, in some instances the last level, gate 11, can be subsequently eliminated, so that NTR3 is often useful in reducing logic depth.

Reducing logic depth, i.e., compressing the logic into fewer levels, will increase the chance of detecting redundancy. Thus, NTR4, NTR10, CLEANUP, NTR7, NTR9, PROPCON, CLEANUP applied to remove redundancy.

9

After removing redundancy, a common terms elimination sequence CTE, CLEANUP is run.

After the NOCHANGE loop has finished running, transformations are applied to introduce dot patterns and to reduce fan-in to a specific level. This is accomplished by the step FANIN 4 which sets the fan-in limit to a value of 4, followed by the sequence NTR6A, FACTORN, NTR6A, CLEANUP, which serves to reduce fan-in at the expense of logic depth.

Once again, the introduction of dot patterns and the factoring to reduce fan-in may result in redundancy, so that the redundancy removal sequence NTR10, CLEANUP, NTR7, NTR9, PROPCON, CLEANUP is applied.

Common terms are then eliminated by running CTE, CLEANUP.

Finally, the logic must be adjusted to the maximum fan-in value permitted by the target technology, e.g., a fan-in value of 8. This is achieved by applying FANIN 8 to set the fanin value at 8 followed by NPAFANIN, CLEANUP.

As should now be appreciated, the above program can be functionally represented as follows:

- A. LOGIC DEPTH REDUCTION LOOP
  - A1. REDUCE LOGIC DEPTH
  - A2. REMOVE REDUNDANCY
  - A3. ELIMINATE COMMON TERMS
- B. INTRODUCE DOT PATTERNS AND FACTOR TO REDUCE FANIN TO SPECIFIC LEVEL
- C. REMOVE REDUNDANCY
- D. ELIMINATE COMMON TERMS
- E. ADJUST LOGIC TO MAXIMUM PERMITTED FANIN

The operations subsequent to the logic depth reduction loop may tend to expand the logic depth, so that the above process can generally be seen as a compression stage followed by an expansion stage. While it may be theoretically possible to obtain maximum logic depth reduction through two-level boolean minimization, this would compress the logic so far that re-expansion to take advantage of other simplifying transformations, e.g., at the subsequent hardware simplification, would be much more difficult. Thus, the logic compression transforms have been found particularly suitable.

The program set forth above concerns a normal scenario, and the "fast" and "small" scenarios can be obtained by modifying the above program as follows: for the small scenario, the following additional NOCHANGE loop is inserted after the NOCHANGE loop in the normal scenario:

UNTIL NOCHANGE APPLY NTR6, NTR5, NTR1, NTR2, CLEANUP, NTR3, NTR4, NTR10, CLEANUP, NTR7, NTR9, PROPCON, CLEANUP, CTE, CLEANUP;

NTR5 in FIG. 3(e) applies only if the number of cells does not increase, and NTR6 in FIG. 3(f) applies only if the number of cells is decreased. Inspection of NTR5 and NTR6 shows that they can increase path length, and they are consequently only used in the small scenario. The other transformations in the added loop are provided to act on any changes which may result from NTR5 and NTR6. For example, NTR5 and NTR6 can produce double inverters, so the sequence beginning with NTR1 is run. NTR1 eliminates double inverters, and can introduce situations where other transforms apply.

4,703,435

10

Examination of the second NOCHANGE loop set forth above will reveal that the loop includes a first sequence NTR6, NTR5 for reducing the cell count by increasing the logic depth. The sequence NTR1, NTR2, CLEANUP, NTR3 is then applied to mitigate the logic depth reduction by taking advantage of transforms made available by NTR6, NTR5. After this logic depth reduction sequence, the redundancy removal and common term elimination sequence are applied in the first NOCHANGE loop.

Thus, the program for the "small" scenario can be written:

- A. LOGIC DEPTH REDUCTION LOOP
  - A1. REDUCE LOGIC DEPTH
  - A2. REMOVE REDUNDANCY
  - A3. ELIMINATE COMMON TERMS
  - A'. CELL COUNT REDUCTION LOOP
    - A1'. REDUCE CELL COUNT
    - A2'. REDUCE LOGIC DEPTH
    - A3'. REMOVE REDUNDANCY
    - A4'. ELIMINATE COMMON TERMS
- B. INTRODUCE DOT PATTERNS AND FACTOR TO REDUCE FANIN TO SPECIFIC LEVEL
- C. REMOVE REDUNDANCY
- D. ELIMINATE COMMON TERMS
- E. ADJUST LOGIC TO MAXIMUM PERMITTED FANIN

While the "small" scenario is designed to emphasize minimization of gate count, the "fast" scenario is designed to emphasize shorter path lengths, sometimes at the expense of gate count. Path length refers to the delay along a path from a signal's source to one of its destinations. Usually, path lengths are measured from registers or primary chip inputs to registers or primary chip outputs. The result can be the number of boxes in the path or the estimated delay of that path in nanoseconds.

The fast scenario inserts a call to NTR8 as the last step run in the first NOCHANGE loop. Immediately thereafter, FANIN is set to a value of 8 rather than 4, and NTR11 is omitted from the last line of the program. The significance of these changes to the program is as follows:

NTR8 in FIG. 3(k) is used in the fast scenario because it shortens paths. This may sometimes be at the expense of cells, however, since some of the boxes shown in FIG. 3(k) may have to be replicated. The factoring to a fanin of 8, also produces shorter paths, but may increase the cell count, e.g., in a dual-rail technology in which a 4-way NOR/OR required one cell and an 8-way required two cells. This will be explained in more detail with reference to FIGS. 8(a) and 8(b).

In a particular technology, there may be a number of different primitives or "books" having different fan-in capabilities, and different books may include different numbers of cells. For example, an 8-way NAND gate may use two cells while a 4-way NAND gate may use one cell. If 8-way NAND gates are used, e.g., to combine ten different inputs in two combinations with four inputs common to each combination, the result may be as shown in FIG. 8(a). Each book would receive seven inputs, and a total of four cells would be used.

If fan-in is limited to a value of 4, the same logic could be implemented as shown in FIG. 8(b) using three 4-way books. Although the number of books has increased, each book includes only one cell, so that the cell count decreases from four to three. However, the



4,703,435

11

cell count decrease is at the expense of increasing the logic depth by one level.

In the "normal" or "small" scenarios, it is worthwhile to set the fan-in value to 4 and to factor in an attempt to take advantage of the cell reduction which may be realized by using the smaller books. In the "fast" scenario, however, the increase in logic depth accompanying the use of the smaller books is unacceptable, and the fanin is instead set to the maximum allowable fan-in after the NOCHANGE loop.

Thus, the simplification program for the "fast" scenario can be functionally described as follows:

#### LOGIC DEPTH REDUCTION LOOP

##### A1. REDUCE LOGIC DEPTH

##### A2. REMOVE REDUNDANCY

##### A3. ELIMINATE COMMON TERMS

##### A4. REDUCE LOGIC DEPTH WHILE INCREASING CELL COUNT

#### B. INTRODUCE DOT PATTERNS AND FACTOR TO REDUCE FANIN TO MAXIMUM ALLOWED BY TECHNOLOGY

##### C. REMOVE REDUNDANCY

##### D. ELIMINATE COMMON TERMS

##### E. ADJUST LEVEL TO MAXIMUM PERMITTED FANIN

The search strategy for the above transformations is to search the interconnected boxes of the data-base in sequence, looking for a pattern to which the transform may apply. The search is done for each transform in an efficient way, e.g., NTR2 searches the entire logic design for a one-input inverter, since this is faster than examining each multi-way NAND or NOR to determine if an inverter precedes or follows it.

After the simplification sequence described above, transformations are applied to the logic to map the NAND or NOR implementation to the target technology, simplify the technology-specific implementation, and enforce technology-specific restrictions. This is performed at level 108 in FIG. 2. The transformations applied at level 108 may be generally described as follows, although their exact implementation will depend on the target technology.

Technology-specific transforms may preferably be applied in the following order: first, generic NAND/NOR gates are mapped to their counterparts in the target technology. If the fan-in of a gate is too high and there is no corresponding primitive in the technology, a tree of primitives must be built to produce the same logical function. REG's, the generic latches, are mapped to the technology-specific latches. In general, the technology-specific latches have a limited number of pins for data values. If more data values are gated into the latch than can be accommodated, extra "ports" must be connected to the latch in a manner prescribed for the technology. SENDER's and RECEIVER's are mapped to their technology-specific counter parts.

Second, if the target technology is dual-rail, dual-rail books are introduced. With both positive and negative phases available from each gate, all inverters (except those on chip inputs) are removed and their output signals connected to the opposite phase of the source of their input signals. Third, technology-specific "tricks" are introduced, e.g., special books, drivers, receivers, etc., which were not known at the time of the generic transformation. These implement certain functions, such as XOR, combinations of driver and logic functions, combinations of receiver and logic functions, combinations of latch and receiver, etc., using fewer cells

12

than the primitive NAND or NOR implementation. The pattern of technology-specific NAND's or NOR's is searched for and replaced by the appropriate block. In FIG. 7(a), three cells can be replaced with a single NAND in the target technology having a built-in receiver.

If dots, i.e., wired AND's or OR's, are allowed in the target technology, patterns implementing +AND or +OR functions are located. If the inputs of these patterns have no fan-out, the pattern is replaced by a dot, e.g., as shown in FIG. 7(b). Dots can also be introduced to reduce fan-in as shown in FIG. 7(c). After dots are introduced, more special books may be present and are searched for again.

Next, fan-out is adjusted to meet constraints. Fanout limits are specified for technology-specific box types and output pins of those boxes. Fan-out is brought within these limits by replicating the violating box and distributing some of its fan-out to the copy (parallel repowering) or driving some of the fan-out with a repowering +OR or +AND function in front of the violating box (serial repowering). Additional dual-rail books are added after fan-out adjustment, but not so as to violate fan-out constraints.

Next, clock signals are introduced as chip inputs and distributed to the latches of the chip according to technology-specific requirements for clock distribution. Depending on the technology, this requires clock balancing and introduction of special clock drivers.

Next, path lengths back from latch-to-latch and from chip output to chip input are analyzed. Long paths are first shortened by rearranging fan-in and fan-out repowering, introducing dots (even at the cost of cell count), "undoing" factoring transformations performed at a higher level and introducing high-power books. Short paths are then padded to meet minimum path length requirements.

The fan-out adjustment is then repeated to correct fan-out violations which may have resulted from the path length correction.

Finally, scan-in and scan-out pins are introduced and the latches are linked together in an LSSD scan ring. A chip-in-place test and/or inhibit signals are introduced for chip outputs where required. Since this may introduce fan-out violations, fan-out adjustment is repeated.

An example of a hardware conversion and simplification program for a NOR technology following the above-described sequence may be as follows:

```

APPLY GENHW, CLEANUP;
APPLY DUAL (NO LIMIT), CLEANUP;
APPLY OPTDRIVE (SMALL OR FAST),
CLEANUP,
OPTXOR (SMALL OR FAST), CLEANUP;
APPLY GENDOT;
APPLY OPTDRIVE (SMALL OR FAST),
CLEANUP, OPTXOR (SMALL OR FAST),
CLEANUP;
APPLY FANOUT, DUAL, CLEANUP;
APPLY CLOCK;
APPLY TIMINE;
APPLY FANOUT, DUAL, CLEANUP
APPLY SCANP, FANOUT;

```

GENHW maps generic gates to hardware primitives. Since fan-in has been adjusted at the end of the NAND/NOR simplification, much of this step is merely one-to-one mapping.

DUAL removes necessary inverters in dual-rail technologies by absorbing the inverters into other gates

13

which already have positive and negative phases available. This transform will normally be applied so as to exceed the fan-out limit. However, with the NOLIMIT option this transform will always apply.

OPTDRIVE takes advantage of a technology-specific book available, i.e., a driver book with built-in NOR capability. As shown in FIG. 9(a), the logic design may at this point include a NOR gate with a branched output with one branch going to a driver. Since both functions can be served by a single book in the target technology, the arrangement of FIG. 9(b) can be substituted. However, while this may be desirable in "normal" and "small" scenarios, there is a sacrifice in speed. Thus, for a "fast" scenario, the transformation is to the arrangement shown in FIG. 9(c) which provides for "parallel" operation and therefore higher speed at the expense of cell count.

OPTXOR takes advantage of a further technology-specific book, i.e., the XOR book. This transformation searches for a pattern of NOR gates providing the XOR function, e.g., as shown in FIG. 10(a), and substitutes the XOR book as shown in FIG. 10(b). Again, however, the transformation to FIG. 10(c) is employed in the "fast" scenario.

GENDOT introduces dotting in such a manner as to both eliminate gates and reduce fan-in. E.g., the transformation shown in FIG. 7(b) will eliminate gates 15 and 16 while the transformation shown in FIG. 7(c) will not eliminate gate 17 but will reduce the fan-in to that gate. This may save cells by permitting the use of a smaller book in the target technology and by allowing other transforms to apply. Since GENDOT changes the logic, OPTDRIVE and OPTXOR are applied again to search for more special books which may now exist.

FANOUT is applied to reduce the fan-out to the allowed limit. Note that the first half of the above hardware level simplification program is run without regard to fan-out limitations, as even the DUAL transform is applied with its NOLIMIT option. The various transformations may have caused fan-out violations which should be corrected by applying FANOUT in the manner discussed above. DUAL is then applied again, but this time so as not to violate fan-out constraints.

CLOCK is applied to distribute clock signals according to technology specific requirements in a manner known in the art.

TIMING is applied to correct path lengths by rearranging fan-in and fan-out trees, introducing more dots and changing power levels to shorten long path lengths, and inserting pad logic to lengthen the short paths, as necessary. After TIMING is applied, fan-out adjustment is again performed to correct any violations which may have resulted from the timing correction, and DUAL is again run, within fan-out constraints, to take advantage of changes made during fan-out adjustment.

Finally, SCANP is applied to link the registers in a LSSD scan path. Fan-out is again adjusted to correct any violations which may have resulted from SCANP.

The logic synthesis system of this invention employs three different levels of simplification between the original specification and the final implementation: high level simplifications, NAND/NOR level simplifications and technology specific simplifications. Several of the transforms at the three different levels are analogous, differing only in the types of boxes to which they apply, so that simplifications not made at one level would be caught later. This may appear redundant, but the application of transforms as early as possible reduces the size

4,703,435

14

of the implementation and helps prevent a greater explosion in size when, e.g., conversion to NANDs takes place.

A significant advantage of the present invention resides in its adaptability to more than one technology, requiring modifications to only a part of the system and leaving the technology-independent portions intact. This makes the synthesis process according to the present invention useful in synthesizing logic in a number of different technologies, and in fact facilitates the remapping from one technology to another in an efficient manner. Rather than merely mapping hardware primitives one-to-one from one technology to another, a first technology implementation is abstracted to a technology-independent level, e.g., from a TTL chip implementation to a NAND level implementation with generic registers, drivers and receivers. The NAND implementation can be mapped to a NOR level implementation in a straight-forward manner, with the NOR level simplification being performed in the manner described above with reference to level 106 in FIG. 2. The hardware mapping and simplification can then be performed in the manner described with reference to level 108 in FIG. 2. This enables the remapping to take advantage of simplifications which may be available at the NOR level.

Some of the work described in the earlier-cited publications concerned a synthesis process beginning with a behavioral description and producing technology-independent implementations of boolean equations. These processes did not take advantage of the target technology. Other work has centered on the synthesis of the data-flow portion of a machine, synthesis from a high-level behavioral description to a register-transfer description, and implementation of control logic in microcode or programmable logic arrays. In contrast, the present invention provides the following significant features:

First, the present invention uses local transformations at several levels of description, passing through technology-independent levels of description to a technology-specific description. This enhances the simplification while also facilitating the re-implementation of a design in a different technology.

Second, the specific sequences of simplifying transformations and the conditions associated with them have been found to provide acceptable results in normal, fast and small scenarios, thus making automated logic synthesis practical.

Further, timing, driver and other interface constraints are used at the hardware level to generate logic meeting these requirements.

Still further, the automated logic synthesis process according to the present invention greatly facilitates timing analysis and correction of the design to remove path length problems.

What is claimed is:

1. An automated logic synthesis method of designing, on a computer, a logic circuitry implementation in a desired technology from input data to said computer comprising a description of operating characteristics to be provided by said logic circuitry, said method comprising the steps of:

generating, via said computer, a first logic circuit design in a first logic system in accordance with said description;  
simplifying said first logic design via said computer;

15

converting, via said computer, said simplified first logic design to a second logic design in a second logic system requiring fewer different logic operators than said first logic system, said second logic system comprising a plurality of interconnected cells and performing equivalent functions;

simplifying, via said computer, said second logic design, said step of simplifying said second logic design comprising the steps of: applying a depth reduction sequence of logic transformations for reducing the depth of said second logic design; and subsequently applying a size reduction sequence of logic transformations for reducing the size while possibly increasing the depth of said second logic design; and

converting, via said computer, said simplified second logic design to said desired technology.

2. A method as defined in claim 1, wherein said step of applying said depth reduction sequence of logic transformations comprises: applying a first logic transformation set for reducing logic depth; applying a second logic transformation set for reducing redundancy; and applying a third logic transformation set for eliminating common terms.

3. A method as defined in claim 2, wherein said step of applying said size reduction sequence of logic transformations comprises: applying a fourth logic transformation set for reducing logic size while possibly increasing logic depth; applying a fifth logic transformation set for reducing redundancy; and applying a sixth logic transformation set for eliminating common terms.

4. A method as defined in claim 3, wherein said second and fifth logic transformation sets include at least one common logic transformation, said common logic transformation being applied in said depth reduction sequence regardless of whether said common logic transformation will increase the number of cells in said second logic design and being applied in said size reduction sequence only if it will not result in an increase in said number of cells.

5. A method as defined in claim 2, wherein said step of applying said depth reduction sequence of logic transformations further comprises applying a fourth logic transformation set (e.g., NTR8), following said third logic transformation set, for further reducing said logic depth while increasing the number of cells in said second logic design.

6. A method as defined in claim 3, wherein said converting step comprises converting said simplified second logic design to a hardware logic design in said desired technology represented as a plurality of hardware primitives, said method further comprising the step of simplifying said hardware design, said hardware simplifying step comprising:

applying a first hardware transformation set for substituting technology-specific books for predetermined patterns of said hardware primitive;

dotting signal lines to decrease the number of components in said hardware logic design, and to decrease fan-in in some portions of said hardware logic design even if the number of components in said portions is not decreased;

applying said first hardware transformation set; correcting fan-out in said hardware logic design to a desired value;

adjusting path lengths in said hardware logic design; and

correcting fan-out to said desired value.

4,703,435

16

7. A method as defined in claim 1, wherein said step of applying said size reduction sequence of logic transformations comprises applying a first logic transformation (e.g., FACTORN) for reducing a fan-in characteristic of some portions of said second logic design in accordance with a first fan-in value.

8. A method as defined in claim 1, further comprising the step of applying a cell reduction sequence of logic transformations for reducing the number of cells in said second logic design, said cell reduction sequence being applied between said depth reduction and size reduction sequences.

9. A method as defined in claim 8, wherein said cell reduction sequence of logic transformations includes a first set of logic transformations followed by a second set of logic transformations, said second set of logic transformations comprising said depth reduction sequence of logic transformations.

10. A method as defined in claim 8, wherein said desired technology has a maximum allowable fan-in value, said step of applying said size reduction sequence of logic transformations comprising applying a first logic transformation (e.g., FACTORN) for reducing a fan-in characteristic of some portions of said second logic design in accordance with a desired fan-in value less than said maximum allowable fan-in value.

11. A method as defined in claim 10, further comprising the step of correcting the fan-in characteristics of said second logic design in accordance with said maximum allowable fan-in value subsequent to application of said size reduction sequence of logic transformations.

12. A method as defined in claim 1, wherein said depth reduction sequence of logic transformations is applied a plurality of times prior to applying said size reduction sequence of logic transformations.

13. A method as defined in claim 1, wherein said first logic design is implemented in AND/OR logic and said second logic design is implemented in NAND logic.

14. A method as defined in claim 1, wherein said first logic design is implemented in AND/OR logic and said second logic design is implemented in NOR logic.

15. An automated logic synthesis method of designing, on a computer, a logic circuitry implementation in a desired technology from input data to said computer comprising a description of operating characteristics to be provided by said logic circuitry, said method comprising the steps of:

generating, via said computer, a first logic circuit design in a first logic system in accordance with said description;

simplifying said first logic design via said computer; converting, via said computer, said first logic design to a second logic design in a second logic system requiring fewer different logic operators than in said first logic design, said second logic design comprising a plurality of interconnected cells and performing equivalent functions as said first logic design;

simplifying said second logic design via said computer;

converting, via said computer, said simplified second logic design to a hardware design in said desired technology comprising a plurality of interconnected hardware components; and

simplifying said hardware design via said computer, said step of simplifying said hardware design comprising: applying a first hardware transformation



4,703,435

17

set for substituting technology specific components for predetermined patterns of said hardware; dotting signal lines via said computer, to decrease the number of components in said hardware logic design and to decrease fan-in in some portions of said hardware logic design even if the number of components is said portions is not decreased; adjusting path lengths in said hardware logic design via said computer; and correcting fan-out in said hardware logic design to a desired value via said computer.

16. A method as defined in claim 15, wherein said step of simplifying said hardware design further comprises applying said first hardware transformation set again after said dotting step but before said adjusting step.

17. A method as defined in claim 16, wherein said step of simplifying said hardware logic design further comprises the step of correcting said fan-out in said hardware logic design after said second application of said first hardware transformation set and before said adjusting step.

18. A method as defined in claim 15, wherein said hardware logic design includes inverters receiving and inverting outputs from associated components, and wherein, when said desired technology is a dual-rail technology, said step of simplifying said hardware design further comprises the step of applying a dual-rail transformation for removing some of said inverters by substituting for said inverter and opposite-phase output signal available from its associated component, said dual-rail conversion transformation being applied both prior to said step of applying said first hardware transformation and subsequent to said step of correcting fan-out.

19. A method as defined in claim 18, wherein said dual-rail conversion transformation is applied prior to said step of applying said first hardware transformation without regard to the effect of said dual-rail conversion transformation on fan-out characteristics of said hardware logic design, said dual-rail conversion transformation being applied after said step of correcting fan-out only to the extent that application of said dual-rail conversion transformation will not result in fan-out exceeding said desired value.

20. A method as defined in claim 15, wherein said hardware logic design includes inverters receiving and inverting outputs from associated components, and wherein, when said desired technology is a dual-rail technology, said step of simplifying said hardware design further comprises the step of applying a dual-rail conversion transformation, prior to said step of applying said first hardware transformation, for removing some of said inverters by substituting for said some inverters an opposite-phase output available from their associated components.

21. A method as defined in claim 20, wherein said step of simplifying said hardware design further comprises the step of applying said dual-rail conversion transformation subsequent to said step of correcting fan-out.

22. A method as defined in claim 21, wherein said dual-rail conversion transformation is applied prior to said application of said first hardware transformation without regard to the effect of said dual-rail conversion transformation on fan-out characteristics of said hardware logic design, and is applied subsequent to said step of correcting fan-out only to the extent that application of said dual-rail conversion transformation will not result in fan-out exceeding said desired value.

18

23. An automated logic synthesis method of designing, on a computer, a logic circuitry implementation in a desired technology from input data to said computer comprising a description of operating characteristics to be provided by said logic circuitry, said method comprising the steps of:

generating a first logic circuit design via said computer, in accordance with said description; simplifying said first logic design via said computer; converting, via said computer, said first logic design to a second logic design in a second logic system requiring fewer different logic operators than in said first logic design; simplifying said second logic design via said computer; converting, via said computer, said simplified second logic design to a hardware design in said desired technology comprising a plurality of interconnected hardware components and including inverters for receiving and inverting output signals from associated ones of said components; and simplifying said hardware design via said computer, said step of simplifying said hardware logic design comprising: applying a dual-rail conversion transformation for removing some of said inverters by substituting for said some inverters an opposite phase output signal available from their associated components, said dual-rail conversion transformation being applied without regard to the effect on fan-out characteristics of said hardware logic design; applying a first hardware transformation set for substituting technology-specific components; dotting signal lines in said hardware logic design; adjusting path lengths in said hardware logic design; correcting fan-out in said hardware logic design to a desired value; and applying said dual-rail conversion transformation only to the extent that it does not result in a fan-out exceeding said desired value.

24. An automated logic synthesis method of designing, on a computer, a logic circuitry implementation in a desired technology from input data to said computer comprising a description of operating characteristics to be provided by said logic circuitry, said method comprising the steps of:

generating, via said computer, a first logic circuit design accordance with said description; simplifying said first logic design via said computer; converting, via said computer, said first logic design to a second logic design in a second logic system requiring fewer different logic operators than in said first logic design; simplifying said second logic design via said computer; converting, via said computer, said simplified second logic design to a hardware design in said desired technology comprising a plurality of interconnected hardware components; and simplifying said hardware design via said computer, said step of simplifying said hardware logic design comprising selectively applying first first or second hardware transformation sets for substituting technology-specific components for predetermined patterns of said hardware components, said first hardware transformation set resulting in fewer components than said second hardware transformation set and said second hardware transformation set resulting in higher-speed logic than said first hardware transformation set.

\* \* \* \* \*

RCL008607

# EXHIBIT 7

**store support procedure****[654]****string constant**

matching a protection key associated with a store reference to main storage with a storage key associated with each block of main storage. See also fetch protection.

**store support procedure** A procedure that assists personnel in administrative, operational, and managerial operations apart from customer checkout.

**store through cache** In a processing unit, a store (write) operation, in which data are immediately put into both cache and main storage locations.

**storing** (1) The action of placing data into a storage device. (2) To place data into a storage device. (3) To retain data in a storage device. (T)

**storyboard** In multimedia applications, a visual representation of the script, showing a picture of each scene and describing its corresponding audio. Synonymous with slide show presentation.

**storyboarding** In multimedia applications, producing a sequence of still images, such as titles, graphics, and images, to work out the visual details of a script.

**STP** Stop character.

**STR** Synchronous transmitter receiver.

**straight line coding** (1) A set of instructions without loops. (I) (A) (2) Programming technique in which loops are avoided by unwinding. (I) (A)

**stratified language** (1) A language that cannot be used as its own metalanguage; for example, FORTRAN. (I) (A) (2) Contrast with unstratified language.

**streak** A narrow area on a printed sheet that is either darker or lighter than desired. Contrast with gray bar, spot.

**stream** (1) To send data from one device to another. (2) See data stream.

**stream data transmission** In PL/I, the transmission of data in which the organization of the data into records is ignored and the data is treated as though it were a continuous stream of individual data values in character form. Contrast with record data transmission.

**stream editor** In text processing, a text editor that treats the entire text as a single string, even when the string is broken into lines for viewing purposes. (T) (A)

**streamer** Synonym for streaming tape drive.

**stream file** In BASIC, a file on disk in which data is read and written in consecutive fields without record boundaries. Contrast with record file.

**streaming** (1) A condition in which a device remains in a transmit state for an abnormal length of time. (2) A method of writing and reading data on magnetic tape as continuous fields without record boundaries.

**streaming tape drive** A magnetic tape unit especially designed to make a nonstop dump or restore of magnetic disks without stopping at interblock gaps. Synonymous with streamer. (T) Contrast with start-stop tape drive.

**streaming tape recording** A method of recording on magnetic tape that maintains continuous tape motion without the requirement to start and stop within the interrecord gap. (A)

**stream mode** A method of sending and receiving data in which records are defined as a stream of data without boundaries.

**strength member** In an optical cable, material that can be located either centrally or peripherally and that functions as a strain relief.

**stress patterns** In printing, severe print-quality standard patterns used to test print quality.

**strict type checking** In C language, checking data types for compliance with the rules of C language more strictly than C compiler checking.

**strike** In videotaping, to clear away, remove, or dismantle anything on the set.

**strikeover** A character entered in a space currently occupied by another character.

**string** (1) A sequence of elements of the same nature, such as characters considered as a whole. (T) (2) In programming languages, the form of data used for storing and manipulating text. (3) In XL Pascal, an object of the predefined type STRING. (4) In the AS/400 system, a group of auxiliary storage devices connected in a series on the system. The order and location in which each device is connected to the system determines the physical address of the device. (5) In PL/I, a sequence of characters or bits that is treated as a single data item. (6) In SQL, a character string. (7) See alphabetic string, binary element string, bit string, character string, compound string, conformant string, literal string, mixed string, null string, pattern string, symbol string, text string, unit string.

**string constant** In Pascal, a string whose value is fixed by the compiler.

**DEF084598**

# EXHIBIT 8

# Ninth New Collegiate Dictionary

*A Merriam-Webster®*

MERRIAM-WEBSTER INC., *Publishers*  
Springfield, Massachusetts, U.S.A.

RCL011411





**A GENUINE MERRIAM-WEBSTER**

The name *Webster* alone is no guarantee of excellence. It is used by a number of publishers and may serve mainly to mislead an unwary buyer.

A *Merriam-Webster*® is the registered trademark you should look for when you consider the purchase of dictionaries or other fine reference books. It carries the reputation of a company that has been publishing since 1831 and is your assurance of quality and authority.

Copyright © 1987 by Merriam-Webster Inc.

Philippines Copyright 1987 by Merriam-Webster Inc.

Library of Congress Cataloging in Publication Data  
Main entry under title:

Webster's ninth new collegiate dictionary.

Based on Webster's third new international dictionary.

Includes index.

1. English language—Dictionaries. I. Merriam-Webster Inc.

PE1628.W5638 1987 423 86-23801

ISBN 0-87779-508-8

ISBN 0-87779-509-6 (indexed)

ISBN 0-87779-510-X (deluxe)

Webster's Ninth New Collegiate Dictionary principal copyright 1983

COLLEGIATE trademark Reg. U.S. Pat. Off.

All rights reserved. No part of this book covered by the copyrights hereon may be reproduced or copied in any form or by any means—graphic, electronic, or mechanical, including photocopying, taping, or information storage and retrieval systems—without written permission of the publisher.


Made in the United States of America

2526RMcN87

RCL011412

## 1162 stop • story line

- completely closed 10 : a depression in the face of an animal at the junction of forehead and muzzle — see DOG illustration
- stop** *adj* (1594) : serving to stop : designed to stop (~ line) (~ signal)
- stop-and-go** \stɒp-ən-ˈɡoʊ, -m-, attributively -ˈɡoʊ *adj* (1925) : of, relating to, or involving frequent stops; esp : controlled or regulated by traffic lights (~ driving)
- stop bath** *n* (ca. 1918) : an acid bath used to check photographic development of a negative or print
- stop-cock** \stɒp-ˈkɒk *n* (1584) : a cock for stopping or regulating flow (as through a pipe)
- stop down** *v* (ca. 1891) : to reduce the effective aperture of (a lens) by means of a diaphragm
- stope** \stɒp *n* [prob. fr. LG *stope*, lit., step; akin to OE *stæpe* step — more at STEP] (1747) : a usu. steeply excavation underground for the removal of ore that is formed as the ore is mined in successive layers
- stope** *vb* stoped; stop-*ing* *v* (1778) : to mine by means of a stope ~ *vt* : to extract (ore) from a stope — stop-*er* *n*
- stop-gap** \stɒp-ˈɡæp *n* (1684) : something that serves as a temporary expedient : MAKESHIFT *syn* see RESOURCE
- stop knob** *n* (1887) : one of the handles by which an organist draws or shuts off a particular stop
- stop-light** \stɒp-ˈlaɪt *n* (1926) 1 : a light on the rear of a motor vehicle that is illuminated when the driver presses the brake pedal 2 : TRAFFIC SIGNAL
- stop order** *n* (ca. 1891) : an order to a broker to buy or sell respectively at the market when the price of a security advances or declines to a designated level
- stop out** \stɒp-ˈaʊt *vi* [stop + out (as in drop out)] (1973) : to withdraw temporarily from enrollment at a college or university — stop-out \stɒp-ˈaʊt *n*
- stop-over** \stɒp-ˈoʊvər *n* (1885) 1 : a stop at an intermediate point in one's journey 2 : a stopping place on a journey
- stop-page** \stɒp-ɪj *n* (15c) : the act of stopping : the state of being stopped : HALT, OBSTRUCTION
- stop payment** *n* (ca. 1919) : a depositor's order to a bank to refuse to honor a specified check drawn by him
- stop-per** \stɒp-ər *n* (15c) 1 : one that brings to a halt or causes to stop operating or functioning : CHECK; as a : a playing card that will stop the running of a suit b : a baseball pitcher depended on to win important games or to stop a losing streak; also : an effective relief pitcher 2 : one that closes, shuts, or fills up; *specif* : something (as a bung or cork) used to plug an opening
- stopper** *vi* stoppered; stop-*per-ling* \-ˈ(ə-)rɪŋ (ca. 1769) : to close or secure with or as if with a stopper
- stopper knot** *n* (1860) : a knot used to prevent a rope from passing through a hole or opening
- stop-ple** \stɒp-əl *n* [ME *stoppell*, fr. *stoppen* to stop] (14c) : something that closes an aperture : STOPPER, PLUG
- stopple** *vi* stoppled; stop-*pling* \-ˈ(ə-)lɪŋ (1795) : STOPPER
- stop street** *n* (ca. 1930) : a street on which a vehicle must stop just before entering a through street
- stop-watch** \stɒp-ˈwɪtʃ *n* (1737) : a watch having a component (as a hand) that can be started and stopped at will for exact timing (as of a race)
- stor-age** \stɔr-ɪj, stɔr- *n* (1612) 1 a : space or a place for storing b : an amount stored c : MEMORY 4 2 a : the act of storing : the state of being stored; esp : the safekeeping of goods in a depository (as a warehouse) b : the price charged for keeping goods in a storehouse 3 : the production by means of electric energy of chemical reactions that when allowed to reverse themselves generate electricity again without serious loss
- storage cell** *n* (1881) : a cell or connected group of cells that converts chemical energy into electrical energy by reversible chemical reactions and that may be recharged by passing a current through it in the direction opposite to that of its discharge — called also *storage battery*
- stor-ax** \stɔr-ˈæks, stɔr- *n* [ME, fr. LL, alter. of L *styrax*, fr. Gk] (14c) 1 a : a fragrant balsam obtained from the bark of an Asian tree (*Liquidambar orientalis*) of the witch-hazel family that is used as an expectorant and sometimes in perfumery — called also *Levant storax* b : a balsam from the sweet gum that is similar to storax 2 : any of a genus (*Styrax*) of the family Styracaceae, the storax family) of trees or shrubs with usu. hairy leaves and flowers in drooping racemes — compare BENZOIN
- store** \stɔr- *n*, stɔr- *vt* stored; stor-*ing* [ME *storen*, fr. OF *estorer* to construct, restore, store, fr. L *instaurare* to renew, restore, fr. *in-* + *staurare* (akin to Gk *staurōs* stake) — more at STEER] (13c) 1 : FURNISH, SUPPLY; esp : to stock against a future time (~ a ship with provisions) 2 : LAY AWAY, ACCUMULATE (~ vegetables for winter use) (an organism that absorbs and ~s DDT) 3 : to place or leave in a location (as a warehouse, library, or computer memory) for preservation or later use or disposal 4 : to provide storage room for : HOLD (elevators for storing surplus wheat) — stor-*able* \stɔr-ə-bəl, stɔr- *adj*
- store** *n* (13c) 1 a : something that is stored or kept for future use b *pl* : articles (as of food) accumulated for some specific object and drawn upon as needed : STOCK, SUPPLIES c : something that is accumulated d : a source from which things may be drawn as needed : a reserve fund 2 : STORAGE — usu. used with *in* (when placing eggs in ~ by a partner's opinion) 3 : VALUE, IMPORTANCE (set great ~ by abundance) 4 : a large quantity, supply, or number 5 : a STOREHOUSE, WAREHOUSE b *chiefly* Brit : MEMORY 6 : a business establishment where usu. diversified goods are kept for retail sale (grocery ~) — compare SHOP — *in store* : in a state of imminence
- store** *adj* (1602) 1 or stores : of, relating to, kept in, or used for a store 2 : purchased from a store as opposed to being natural or homemade 3 : MANUFACTURED, READY-MADE (~ clothes) (~ bread)
- store-bought** \stɔr-ˈbɔt, stɔr- *adj* (1905) : STORE 2
- store cheese** *n* [fr. its being a staple article stocked in grocery stores] (1863) : CHEDDAR
- store-front** \stɔr-ˈfrʌnt, stɔr- *adj* (1937) 1 : of, relating to, or characteristic of a storefront church (a ~ evangelist) 2 : occupying a room or suite of rooms in a store building at street level and immediately behind a storefront (a ~ school) 3 : of, relating to, or being
- outreach professional services (~ lawyers) (~ day-care center) (~ hospitals)
- storefront** *n* (1943) 1 : the front side of a store or store building facing a street 2 : a building, room, or suite of rooms having a storefront
- storefront church** *n* (1937) : a city church that utilizes storefront quarters as a meeting place and that usu. holds services of a highly emotional nature
- store-house** \stɔr-ˈhəʊs, stɔr- *n* (14c) 1 : a building for storing goods (as provisions) : MAGAZINE, WAREHOUSE 2 : an abundant supply or source : REPOSITORY
- store-keeper** \stɔr-ˈkeɪpər *n* (1618) 1 : one that has charge of supplies (as military stores) 2 : one that operates a retail store
- store-room** \stɔr-ˈrʊm, -rʊm *n* (1746) 1 : a room or space for the storing of goods or supplies 2 : STOREHOUSE 2
- store-ship** \stɔr-ˈʃɪp *n* (ca. 1693) : a ship used to carry supplies
- store-wide** \stɔr-ˈwaɪd *adj* (ca. 1937) : including all or most merchandise in a store (a ~ sale)
- storied** \stɔr-ɪd, stɔr- *adj* (15c) 1 : decorated with designs representing scenes from story or history (a ~ frieze) (a ~ tapestry) 2 : having an interesting history : celebrated in story or history
- storied or sto-ryed** \stɔr-ɪd, stɔr- *adj* (1624) : having stories (a two-storied house)
- stork** \stɔr- *n* [ME, fr. OE *storc*; akin to OHG *storch* stork, OE *stearc* stiff — more at STARK] (bef. 12c) : any of various large mostly Old World wading birds (family Ciconiidae) that have long stout bills and are related to the ibises and herons
- storks-bill** \stɔrks-ˈbɪl *n* (ca. 1562) : any of several plants of the geranium family with elongate beaked fruits : a : PELARGONIUM b : ALFILARIA; also : a related plant (genus *Erodium*)
- storm** \stɔr- *n*, often *atirib* [ME, fr. OE; akin to OHG *sturm* storm, OE *styrjan* to stir] (bef. 12c) 1 a : a disturbance of the atmosphere marked by wind and usu. by rain, snow, hail, sleet, or thunder and lightning b : a heavy fall of rain, snow, or hail c (1) : wind having a speed of 64 to 72 miles (103 to 116 kilometers) per hour (2) : WHOLE GALE — see BEAUFORT SCALE table d : a serious disturbance of any element of nature 2 : a disturbed or agitated state : a sudden or violent commotion 3 : a heavy discharge of objects (as missiles) 4 : a tumultuous outburst 5 a : PAROXYSM, CRISIS b : a sudden heavy influx or onset 6 : a violent assault on a defended position — by storm : by or as if by employing a bold swift frontal movement esp. with the intent of defeating or winning over quickly
- storm** *vi* (15c) 1 a : to blow with violence b : to rain, hail, snow, or sleet 2 : to attack by storm (~ed ashore at zero hour) 3 : to be in or to exhibit a violent passion : RAGE (~ing at the unusual delay) 4 : to rush about or move impetuously, violently, or angrily (the mob ~ed through the streets) ~ *vt* : to attack, take, or win over by storm (~ a fort) *syn* see ATTACK
- storm and stress** *n*, often *cap both Ss* (1855) : STURM UND DRANG
- storm boat** *n* (1942) : a light fast craft used to transport attacking troops across streams
- storm-bound** \stɔr-ˈbaʊnd *adj* (1830) : cut off from outside communication by a storm or its effects : stopped or delayed by storms
- storm cellar** *n* (ca. 1902) : CYCLONE CELLAR
- storm door** *n* (1878) : an additional door placed outside an ordinary outside door for protection against severe weather
- storm petrel** *n* (ca. 1833) : any of various small petrels; esp : a small sooty black white-marked petrel (*Hydrobates pelagicus*) frequenting the north Atlantic and Mediterranean
- storm trooper** *n* (1935) 1 : a member of a private Nazi army notorious for aggressiveness, violence, and brutality 2 : one that resembles a Nazi storm trooper
- storm window** *n* (ca. 1888) : a sash placed outside an ordinary window as a protection against severe weather — called also *storm sash*
- stormy** \stɔr-mē *adj* storm-*ier*, -*est* (13c) 1 : relating to, characterized by, or indicative of a storm (a ~ day) (a ~ autumn) 2 : marked by turmoil or fury (a ~ life) (a ~ conference) — storm-*ily* \stɔr-mə-lē *adv* — storm-*iness* \-mē-nəs *n*
- stormy petrel** *n* (ca. 1776) 1 : STORM PETREL 2 a : one fond of strife b : a harbinger of trouble
- story** \stɔr-ē, stɔr- *n*, *pl* stories [ME *storie*, fr. OF *estorie*, fr. L *historia* — more at HISTORY] (13c) 1 *archaic* : HISTORY 1,3 2 a : an account of incidents or events b : a statement regarding the facts pertinent to a situation in question c : ANECDOTE; esp : an amusing one 3 a : a fictional narrative shorter than a novel; *specif* : SHORT STORY b : the intrigue or plot of a narrative or dramatic work 4 : a widely circulated rumor 5 : LIE, FALSEHOOD 6 : LEGEND, ROMANCE 7 : a news article or broadcast
- story** *vi* storied; story-*ing* (15c) 1 *archaic* : to narrate or describe in story 2 : to adorn with a story or a scene from history
- story** *also* sto-*ry* \stɔr-ē, stɔr- *n*, *pl* stories *also* sto-*ries* [ME *storie*, fr. ML *historia* picture, story of a building, fr. L *historia* tale, prob. fr. pictures adorning the windows of medieval buildings] (15c) 1 a : the space in a building between two adjacent floor levels or between a floor and the roof b : a set of rooms in such a space c : a unit of measure equal to the height of the story of a building (one ~ high) 2 : a horizontal division of a building's exterior not necessarily corresponding exactly with the stories within
- story-board** \stɔr-ˈbɔrd, -bɔrd *n* (ca. 1946) : a panel or series of panels on which is tacked a set of small rough drawings depicting consecutively the important changes of scene and action in a planned film or television show or act
- story-book** \stɔr-ˈbʊk *n* (1711) : a book of stories (~s for children)
- storybook** *adj* (1910) : FAIRY-TALE
- story line** *n* (1946) : the plot of a story or play



storm petrel